CY8C3446PVI-076 Cypress Semiconductor Corp, CY8C3446PVI-076 Datasheet - Page 83

• Manufacturer Part Number: CY8C3446PVI-076
• Description: PSOC3
• Manufacturer: Cypress Semiconductor Corp
• Series: PSOC™ 3 CY8C34xxr

Specifications of CY8C3446PVI-076

• Package / Case: *
• Voltage - Supply (vcc/vdd): 1.71 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 50MHz
• Number Of I /o: 25
• Eeprom Size: 2K x 8
• Core Processor: 8051
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Program Memory Size: 64KB (64K x 8)
• Data Converters: A/D 2x12b, D/A 2x8b
• Oscillator Type: Internal
• Peripherals: CapSense, DMA, LCD, POR, PWM, WDT
• Connectivity: EBI/EMI, I²C, LIN, SPI, UART/USART, USB
• Core Size: 8-Bit
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Technology: CMOS
• Processing Unit: Microcontroller
• Operating Supply Voltage (min): 1.8V
• Operating Supply Voltage (typ): 2.5/3.3/5V
• Operating Supply Voltage (max): 5.5V
• Package Type: SSOP
• Screening Level: Industrial
• Pin Count: 48
• Mounting: Surface Mount
• Rad Hardened: No
• Processor Series: CY8C34
• Core: 8051
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SPI, UART, USB
• Maximum Clock Frequency: 50 MHz
• Number Of Programmable I/os: 28 to 72
• Number Of Timers: 4
• Operating Supply Voltage: 1.71 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Controller Family/series: (8051) PSOC 3
• No. Of I/o's: 25
• Eeprom Memory Size: 2KB
• Ram Memory Size: 8KB
• Cpu Speed: 50MHz
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 11-64. Synchronous Read Cycle Specifications
Document Number: 001-53304 Rev. *G
T
Tcp
Tceld
Tcehd
Taddrv
Taddriv
Toeld
Toehd
Tds
Tdh
Tadscld
Tadschd
Parameter
EM_ ADSCn
EMIF clock period
EM_clock period
EM_clock low to EM_CEn low
EM_clock high to EM_CEn high
EM_clock low to EM_Addr valid
EM_clock high to EM_Addr invalid
EM_clock low to EM_OEn low
EM_clock high to EM_OEn high
Data valid before EM_Clock high
Data valid after EM_Clock high
EM_clock low to EM_ADSCn low
EM_clock high to EM_ADSCn high
EM_ Clock
EM_ Addr
EM_ OEn
EM_ Data
EM_ CEn
Description
Tceld
Toeld
Taddrv
Tadscld
Tcp
Figure 11-5. Synchronous Read Cycle Timing
PRELIMINARY
–
–
–
–
–
–
–
–
–
–
–
–
Tds
Tcehd
Toehd
Tadschd
Data
Conditions
Address
Tdh
PSoC
®
3: CY8C34 Family Datasheet
T/2 – 2
T/2 – 2
T/2 – 2
T + 2
30.3
30.3
Min
20
Taddriv
–
–
2
–
Typ
–
–
–
–
–
–
–
–
–
–
–
–
Max
–
–
5
–
5
–
5
–
–
–
5
–
Page 83 of 102
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback
[+] Feedback