AGL125V2-CSG196 Actel, AGL125V2-CSG196 Datasheet - Page 19

• Manufacturer Part Number: AGL125V2-CSG196
• Description: FPGA - Field Programmable Gate Array 125K System Gates
• Manufacturer: Actel

Specifications of AGL125V2-CSG196

• Processor Series: AGL125
• Core: IP Core
• Maximum Operating Frequency: 526.32 MHz, 892.86 MHz
• Number Of Programmable I/os: 133
• Data Ram Size: 36864
• Supply Voltage (max): 1.575 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Number Of Gates: 125 K
• Package / Case: CSP-196
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels
Deactivation trip point:
Activation trip point:
V
V
a
d
= 0.85 V ± 0.2 V
= 0.75 V ± 0.2 V
VCC = 1.575 V
VCC = 1.14 V
Thermal Characteristics
Introduction
The temperature variable in the Actel Designer software refers to the junction temperature, not the
ambient temperature. This is an important distinction because dynamic and static power consumption
cause the chip junction to be higher than the ambient temperature.
EQ 1
where:
T
ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ
θ
P = Power dissipation
A
ja
= Ambient Temperature
= Junction-to-ambient of the package. θ
V
T
CC
J
can be used to calculate junction temperature.
= Junction Temperature = ΔT + T
Region 1: I/O Buffers are OFF
VCC = VCCI + VT
where VT can be from 0.58 V to 0.9 V (typically 0.75 V)
Deactivation trip point:
Activation trip point:
V
V
a
d
= 0.9 V ± 0.15 V
= 0.8 V ± 0.15 V
Region 1: I/O buffers are OFF
Region 2: I/O buffers are ON.
I/Os are functional (except differential inputs)
but slower because VCCI/VCC are below
specification. For the same reason, input
buffers do not meet VIH/VIL levels, and
output buffers do not meet VOH/VOL levels.
buffers do not meet VOH / VOL levels.
meet VIH / VIL levels, and output
same reason, input buffers do not
below specification. For the
but slower because VCCI is
A
(except differential
(except differential inputs)
ja
I/Os are functional
I/Os are functional
R ev i si o n 1 8
numbers are located in
buffers are ON.
buffers are ON.
Region 4: I/O
Region 4: I/O
standard; i.e., 1.14 V,1.425 V, 1.7 V,
Min VCCI datasheet specification
voltage at a selected I/O
2.3 V, or 3.0 V
Region 3: I/O buffers are ON.
I/Os are functional; I/O DC
specifications are met,
but I/Os are slower because
the VCC is below specification.
speed, VIH / VIL , VOH / VOL , etc.
Region 5: I/O buffers are ON
and power supplies are within
specification.
I/Os meet the entire datasheet
and timer specifications for
Table 2-5 on page
ja
* P
IGLOO Low Power Flash FPGAs
2-6.
VCCI
EQ 1
2 -5