HD6417032F20 Renesas Electronics America, HD6417032F20 Datasheet - Page 236

• Manufacturer Part Number: HD6417032F20
• Description: IC SUPERH MPU ROMLESS 112QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7030r

Specifications of HD6417032F20

• Core Processor: SH-1
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: EBI/EMI, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 112-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

Section 9 Direct Memory Access Controller (DMAC)
Bus Mode and Channel Priority Order: When a given channel (1) is transferring in burst mode
and there is a transfer request to a channel (2) with a higher priority, the transfer of the channel
with higher priority (2) will begin immediately. When channel 2 is also operating in burst mode,
the channel 1 transfer will continue when the channel 2 transfer has completely finished. When
channel 2 is in cycle-steal mode, channel 1 will begin operating again after channel 2 completes
the transfer of one transfer unit, but the bus will then switch between the two in the order channel
1, channel 2, channel 1, channel 2. Since channel 1 is in burst mode, it will not give the bus to the
CPU. This example is illustrated in figure 9.12.
9.3.5
Number of States in Bus Cycle: The number of states in the bus cycle when the DMAC is the
bus master is controlled by the bus state controller just as it is when the CPU is the bus master.
The bus cycle in dual address mode is controlled by wait state control register 1 (WCR1) while the
single address mode bus cycle is controlled by wait state control register 2 (WCR2). For details,
see section 8.9, Wait State Control.
DREQ
DREQ
DREQ
DREQ Pin Sampling Timing: Normally, when DREQ input is detected immediately prior to the
rise edge of the clock pulse (CK) in external request mode, a DMAC bus cycle will be generated
and the DMA transfer performed two states later at the earliest. The sampling timing after DREQ
input detection differs by bus mode, address mode, and method of DREQ input detection.
Rev. 7.00 Jan 31, 2006 page 208 of 658
REJ09B0272-0700
status
Priority order is ch0 > ch3 > ch2 > ch1 (ch1 is in burst mode and ch2 is in cycle-steal mode)
Bus
Number of Bus Cycle States and DREQ
CPU
CPU
Figure 9.12 Bus Handling when Multiple Channels are Operating
DMAC
ch1
Burst mode
DMAC ch1
DMAC
ch1
DMAC
ch2
ch2
DMAC ch1 and ch2
Cycle-steal mode
DREQ
DREQ
DREQ Pin Sample Timing
DMAC
ch1
ch1
DMAC
ch2
ch2
DMAC
ch1
Burst mode
DMAC ch1
DMAC
ch1
CPU
CPU