UPD70F3735GC-GAD-AX Renesas Electronics America, UPD70F3735GC-GAD-AX Datasheet - Page 354

• Manufacturer Part Number: UPD70F3735GC-GAD-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3735GC-GAD-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 66
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JF3-L
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
Figure 8-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (2/2)
<1> Count operation start flow
<2> Overflow flag clear flow
<3> Count operation stop flow
TQ0CCR0 to TQ0CCR3 registers
(TQ0CKS0 to TQ0CKS2 bits)
TQ0OVF bit (CLR TQ0OVF).
Execute instruction to clear
Read TQ0OPT0 register
Register initial setting
(check overflow flag).
TQ0OPT0 register,
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 register,
TQ0CTL0 register
TQ0OVF bit = 1
TQ0CE bit = 1
TQ0CE bit = 0
START
STOP
YES
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
NO
Counter is initialized and
counting is stopped by
clearing TQ0CE bit to 0.
Initial setting of these registers
is performed before the
TQ0CE bit is set to 1.
The TQ0CKS0 to TQ0CKS2 bits
can be set when counting starts
(TQ0CE bit = 1).
Page 338 of 816