HD6417727F100V Renesas Electronics America, HD6417727F100V Datasheet - Page 545

• Manufacturer Part Number: HD6417727F100V
• Description: MPU 3V 16K PB-FREE 240-QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417727F100V

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: FIFO, SCI, SIO, SmartCard, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 104
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 2.05 V
• Data Converters: A/D 6x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 240-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

17.2
17.2.1
The receive shift register (SCRSR) receives serial data.
Data input at the RxD0 pin is loaded into the SCRSR in the order received, LSB (bit 0) first,
converting the data to parallel form. When one byte has been received, it is automatically
transferred to the SCRDR.
The CPU cannot read or write the SCRSR directly.
17.2.2
The receive data register (SCRDR) stores serial receive data.
The SCI completes the reception of one byte of serial data by moving the received data from the
receive shift register (SCRSR) into the SCRDR for storage. The SCRSR is then ready to receive
the next data.
This double buffering allows the SCI to receive data continuously.
The CPU can read but not write to SCRDR. SCRDR is initialized to H'00 by a reset and in standby
or module standby mode.
Initial value:
Register Descriptions
Receive Shift Register (SCRSR)
Receive Data Register (SCRDR)
R/W:
R/W:
Bit:
Bit:
—
R
7
7
0
—
R
6
6
0
—
R
5
5
0
Section 17 Serial Communication Interface (SCI)
—
R
4
4
0
Rev.6.00 Mar. 27, 2009 Page 487 of 1036
—
R
3
3
0
—
R
2
2
0
REJ09B0254-0600
—
R
1
1
0
—
R
0
0
0