DF2378RVFQ34V Renesas Electronics America, DF2378RVFQ34V Datasheet - Page 58

• Manufacturer Part Number: DF2378RVFQ34V
• Description: IC H8S MCU FLASH 512K 144LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2378RVFQ34V

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 34MHz
• Connectivity: I²C, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 97
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 6x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• For Use With: YLCDRSK2378 - KIT DEV EVAL H8S/2378 LCDYR0K42378FC000BA - KIT EVAL FOR H8S/2378HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK2378 - DEV EVAL KIT FOR H8S/2378
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 22 Masked ROM .................................................................................. 953
Figure 22.1 Block Diagram of 256-kbyte Masked ROM (HD6432375) .................................... 953
Section 23 Clock Pulse Generator ..................................................................... 955
Figure 23.1 Block Diagram of Clock Pulse Generator ............................................................... 955
Figure 23.2 Connection of Crystal Resonator (Example)........................................................... 958
Figure 23.3 Crystal Resonator Equivalent Circuit ...................................................................... 958
Figure 23.4 External Clock Input (Examples) ............................................................................ 959
Figure 23.5 External Clock Input Timing................................................................................... 960
Figure 23.6 Note on Board Design for Oscillation Circuit ......................................................... 963
Figure 23.7 Recommended External Circuitry for PLL Circuit ................................................. 963
Section 24 Power-Down Modes ........................................................................ 965
Figure 24.1 Mode Transitions..................................................................................................... 967
Figure 24.2 Software Standby Mode Application Example ....................................................... 976
Figure 24.3 Hardware Standby Mode Timing ............................................................................ 977
Figure 24.4 Hardware Standby Mode Timing when Power Is Supplied .................................... 978
Section 26 Electrical Characteristics ............................................................... 1019
Figure 26.1 Output Load Circuit .............................................................................................. 1023
Figure 26.2 System Clock Timing............................................................................................ 1067
Figure 26.3 SDRAMφ Timing.................................................................................................. 1067
Figure 26.4 (1) Oscillation Settling Timing................................................................................ 1068
Figure 26.4 (2) Oscillation Settling Timing................................................................................ 1068
Figure 26.5 Reset Input Timing................................................................................................ 1069
Figure 26.6 Interrupt Input Timing........................................................................................... 1069
Figure 26.7 Basic Bus Timing: Two-State Access ................................................................... 1070
Figure 26.8 Basic Bus Timing: Three-State Access ................................................................. 1071
Figure 26.9 Basic Bus Timing: Three-State Access, One Wait................................................ 1072
Figure 26.10 Basic Bus Timing: Two-State Access (CS Assertion Period Extended) ............... 1073
Figure 26.11 Basic Bus Timing: Three-State Access (CS Assertion Period Extended) ............. 1074
Figure 26.12 Burst ROM Access Timing: One-State Burst Access ........................................... 1075
Figure 26.13 Burst ROM Access Timing: Two-State Burst Access........................................... 1076
Figure 26.14 DRAM Access Timing: Two-State Access ........................................................... 1077
Figure 26.15 DRAM Access Timing: Two-State Access, One Wait.......................................... 1078
Figure 26.16 DRAM Access Timing: Two-State Burst Access ................................................. 1079
Figure 26.17 DRAM Access Timing: Three-State Access (RAST = 1) ..................................... 1080
Figure 26.18 DRAM Access Timing: Three-State Burst Access ............................................... 1081
Figure 26.19 CAS-Before-RAS Refresh Timing........................................................................ 1082
Figure 26.20 CAS-Before-RAS Refresh Timing (with Wait Cycle Insertion) ........................... 1082
Figure 26.21 Self-Refresh Timing (Return from Software Standby Mode: RAST = 0)............. 1083
Rev.7.00 Mar. 18, 2009 page lvi of lxvi
REJ09B0109-0700