MCF5272VM66J Freescale Semiconductor, MCF5272VM66J Datasheet - Page 14
MCF5272VM66J
Manufacturer Part Number
MCF5272VM66J
Description
IC MCU 166MHZ 196MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets
1.MCF5272CVF66J.pdf
(544 pages)
2.MCF5272CVF66J.pdf
(12 pages)
3.MCF5272VM66J.pdf
(44 pages)
Specifications of MCF5272VM66J
Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
196-MAPBGA
Processor Series
MCF527x
Core
ColdFire V2
Data Bus Width
32 bit
Data Ram Size
64 KB
Interface Type
I2C, UART, Ethernet, SPI, USB, QSPI
Maximum Clock Frequency
166 MHz
Number Of Timers
4
Operating Supply Voltage
1.4 V to 1.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
NNDK-MOD5272-KIT, NNDK-MOD5270-KIT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5272VM66J
Manufacturer:
FREESCAL
Quantity:
416
Company:
Part Number:
MCF5272VM66J
Manufacturer:
Freescale
Quantity:
178
Company:
Part Number:
MCF5272VM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 14 of 544
- Download datasheet (7Mb)
Paragraph
Number
2.3 Integer Data Formats ..................................................................................................................... 2-9
2.4 Organization of Data in Registers ................................................................................................ 2-10
2.5 Addressing Mode Summary ........................................................................................................ 2-12
2.6 Instruction Set Summary ............................................................................................................. 2-13
2.7 Instruction Timing ........................................................................................................................ 2-19
2.8 Exception Processing Overview .................................................................................................. 2-25
3.1 Overview ........................................................................................................................................ 3-1
3.2 MAC Instruction Execution Timings ............................................................................................. 3-4
xiv
2.2.2 Supervisor Programming Model ........................................................................................ 2-7
2.4.1 Organization of Integer Data Formats in Registers .......................................................... 2-10
2.4.2 Organization of Integer Data Formats in Memory ........................................................... 2-11
2.6.1 Instruction Set Summary .................................................................................................. 2-15
2.7.1 MOVE Instruction Execution Times ................................................................................ 2-20
2.7.2 Execution Timings—One-Operand Instructions .............................................................. 2-22
2.7.3 Execution Timings—Two-Operand Instructions .............................................................. 2-22
2.7.4 Miscellaneous Instruction Execution Times ..................................................................... 2-24
2.7.5 Branch Instruction Execution Times ................................................................................ 2-25
2.8.1 Exception Stack Frame Definition ................................................................................... 2-27
2.8.2 Processor Exceptions ........................................................................................................ 2-28
3.1.1 MAC Programming Model ................................................................................................. 3-2
3.1.2 General Operation .............................................................................................................. 3-3
3.1.3 MAC Instruction Set Summary .......................................................................................... 3-4
3.1.4 Data Representation ............................................................................................................ 3-4
2.2.1.2 Address Registers (A0–A6) .................................................................................. 2-5
2.2.1.3 Stack Pointer (A7, SP) .......................................................................................... 2-5
2.2.1.4 Program Counter (PC) .......................................................................................... 2-6
2.2.1.5 Condition Code Register (CCR) ........................................................................... 2-6
2.2.1.6 MAC Programming Model ................................................................................... 2-7
2.2.2.1 Status Register (SR) .............................................................................................. 2-8
2.2.2.2 Vector Base Register (VBR) ................................................................................. 2-8
2.2.2.3 Cache Control Register (CACR) .......................................................................... 2-9
2.2.2.4 Access Control Registers (ACR0–ACR1) ............................................................ 2-9
2.2.2.5 ROM Base Address Register (ROMBAR) ........................................................... 2-9
2.2.2.6 RAM Base Address Register (RAMBAR) ........................................................... 2-9
2.2.2.7 Module Base Address Register (MBAR) ............................................................. 2-9
MCF5272 ColdFire
Hardware Multiply/Accumulate (MAC) Unit
Table of Contents (Continued)
®
Integrated Microprocessor User’s Manual, Rev. 3
Chapter 3
Title
Freescale Semiconductor
Number
Page
Related parts for MCF5272VM66J
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MCF5272 Interrupt Service Routine for the Physical Layer Interface Controller
Manufacturer:
Freescale Semiconductor / Motorola
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: