MC9S12XET256CAG Freescale Semiconductor, MC9S12XET256CAG Datasheet - Page 523

• Manufacturer Part Number: MC9S12XET256CAG
• Description: MCU 16BIT 256K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12XET256CAG

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 50MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 119
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 24x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Processor Series: S12XE
• Core: HCS12
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: KIT33812ECUEVME, EVB9S12XEP100, DEMO9S12XEP100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

13.3.2.10 ATD Input Enable Register (ATDDIEN)
Read: Anytime
Write: Anytime
13.3.2.11 ATD Compare Higher Than Register (ATDCMPHT)
Writes to this register will abort current conversion sequence.
Read: Anytime
Write: Anytime
Freescale Semiconductor
Module Base + 0x000C
Module Base + 0x000E
CMPHT[15:0]
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
IEN[15:0]
Reset
Reset
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Field
15–0
Field
15–0
W
W
R
R
15
15
0
0
ATD Digital Input Enable on channel x (x= 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) — This bit controls
the digital input buffer from the analog input pin (ANx) to the digital data register.
0 Disable digital input buffer to ANx pin
1 Enable digital input buffer on ANx pin.
Note: Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while
Compare Operation Higher Than Enable for conversion number n (n= 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5,
4, 3, 2, 1, 0) of a Sequence — This bit selects the operator for comparison of conversion results.
0 If result of conversion n is lower or same than compare value in ATDDRn, this is flagged in ATDSTAT2
1 If result of conversion n is higher than compare value in ATDDRn, this is flagged in ATDSTAT2
14
14
0
0
simultaneously using it as an analog port, there is potentially increased power consumption because the
digital input buffer maybe in the linear region.
Figure 13-13. ATD Compare Higher Than Register (ATDCMPHT)
13
13
0
0
Figure 13-12. ATD Input Enable Register (ATDDIEN)
12
12
0
0
Table 13-21. ATDCMPHT Field Descriptions
MC9S12XE-Family Reference Manual Rev. 1.23
Table 13-20. ATDDIEN Field Descriptions
11
11
0
0
10
10
0
0
0
0
9
9
CMPHT[15:0]
IEN[15:0]
0
0
8
8
Description
Description
0
0
7
7
Chapter 13 Analog-to-Digital Converter (ADC12B16CV1)
0
0
6
6
0
0
5
5
0
0
4
4
0
0
3
3
2
0
2
0
0
0
1
1
0
0
0
0
523