ATMEGA16U4-AU Atmel, ATMEGA16U4-AU Datasheet - Page 79

• Manufacturer Part Number: ATMEGA16U4-AU
• Description: MCU AVR 16K FLASH USB 44TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA16U4-AU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 26
• Program Memory Size: 16KB (8K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Processor Series: ATMEGA16x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 1.25 KB
• Interface Type: SPI, TWI, USART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 26
• Number Of Timers: 5
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 12 Channel
• For Use With: ATSTK600 - DEV KIT FOR AVR/AVR32ATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVRATSTK500 - PROGRAMMER AVR STARTER KIT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7766F–AVR–11/10
Table 10-9.
Table 10-10. Overriding Signals for Alternate Functions in PD3.PD0
Note:
Signal Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
Signal Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
1. When enabled, the 2-wire Serial Interface enables Slew-Rate controls on the output pins PD0
and PD1. This is not shown in this table. In addition, spike filters are connected between the
AIO outputs shown in the port figure and the digital logic of the TWI module.
Overriding Signals for Alternate Functions PD7..PD4
PD3/INT3/TXD1
TXEN1
0
TXEN1
1
TXEN1
TXD1
INT3 ENABLE
1
INT3 INPUT
–
PD7/T0/
OC4D/ADC10
0
0
0
0
0
0
0
0
T0 INPUT
–
PD6/T1/
OC4D/ADC9
0
0
0
0
0
0
0
0
T1 INPUT
–
PD2/INT2/RXD1
RXEN1
PORTD2 • PUD
RXEN1
0
0
0
INT2 ENABLE
1
INT2 INPUT/RXD1
–
PD5/XCK1/CTS
0
0
XCK1 OUTPUT
ENABLE
1
XCK1 OUTPUT
ENABLE
XCK1 OUTPUT
0
0
XCK1 INPUT
–
PD1/INT1/SDA
TWEN
PORTD1 • PUD
TWEN
SDA_OUT
TWEN ENABLE
0
INT1 ENABLE
1
INT1 INPUT
SDA INPUT
ATmega16/32U4
(1)
PD4/ICP1/
ADC8
0
0
0
0
0
0
0
0
ICP1 INPUT
–
PD0/INT0/SCL/
OC0B
TWEN
PORTD0 • PUD
TWEN
SCL_OUT
TWEN | OC0B
ENABLE
OC0B
INT0 ENABLE
1
INT0 INPUT
SCL INPUT
79