HD64F3672FXV Renesas Electronics America, HD64F3672FXV Datasheet - Page 123

IC H8/3672 MCU FLASH 48LQFP

HD64F3672FXV

Manufacturer Part Number
HD64F3672FXV
Description
IC H8/3672 MCU FLASH 48LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3672FXV

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
26
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
48-LQFP
For Use With
R0K436079S000BE - KIT DEV FOR H8/36079 W/COMPILER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3672FXV
Manufacturer:
Renesas
Quantity:
1 000
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS
Quantity:
1 500
Part Number:
HD64F3672FXV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3672FXV
Manufacturer:
RENSAS-PB
Quantity:
595
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS/PBF
Quantity:
52
9.1.2
PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.
9.1.3
PDR1 is a general I/O port data register of port 1.
Bit Bit Name
7
6
5
4
3
2
1
0
Bit Bit Name
7
6
5
4
3
2
1
0
PCR17
PCR16
PCR15
PCR14
PCR12
PCR11
PCR10
P17
P16
P15
P14
P12
P11
P10
Port Control Register 1 (PCR1)
Port Data Register 1 (PDR1)
Initial Value R/W
0
0
0
0
0
0
0
Initial Value R/W
0
0
0
0
1
0
0
0
W
W
W
W
W
W
W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
When the corresponding pin is designated in PMR1 as a
general I/O pin, setting a PCR1 bit to 1 makes the
corresponding pin an output port, while clearing the bit to 0
makes the pin an input port.
Bit 3 is a reserved bit.
Description
PDR1 stores output data for port 1 pins.
If PDR1 is read while PCR1 bits are set to 1, the value
stored in PDR1 are read. If PDR1 is read while PCR1 bits
are cleared to 0, the pin states are read regardless of the
value stored in PDR1.
Bit 3 is a reserved bit. This bit is always read as 1.
Rev.4.00 Nov. 02, 2005 Page 97 of 304
Section 9 I/O Ports
REJ09B0143-0400

Related parts for HD64F3672FXV