MC9S12NE64CPV Freescale Semiconductor, MC9S12NE64CPV Datasheet - Page 480

• Manufacturer Part Number: MC9S12NE64CPV
• Description: IC MCU 25MHZ ETHERNT/PHY 112LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12NE64CPV

• Mfg Application Notes: MC9S12NE64 Integrated Ethernet Controller Implementing an Ethernet Interface with the MC9S12NE64 Web Server Development with MC9S12NE64 and Open TCP
• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.375 V ~ 3.465 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 16 bit
• Operating Supply Voltage: - 0.3 V to + 3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 65 C
• On-chip Adc: 10 bit
• For Use With: EVB9S12NE64E - BOARD EVAL FOR 9S12NE64DEMO9S12NE64E - DEMO BOARD FOR 9S12NE64
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

Chapter 18 Debug Module (DBGV1)
18.3.2.4
480
Reset
Field
CNT
TBF
5:0
7
W
R
Trace Buffer Full — The TBF bit indicates that the trace buffer has stored 64 or more words of data since it was
last armed. If this bit is set, then all 64 words will be valid data, regardless of the value in CNT[5:0]. The TBF bit
is cleared when ARM in DBGC1 is written to a 1.
Count Value — The CNT bits indicate the number of valid data words stored in the trace buffer.
the correlation between the CNT bits and the number of valid data words in the trace buffer. When the CNT rolls
over to 0, the TBF bit will be set and incrementing of CNT will continue if DBG is in end-trigger mode. The
DBGCNT register is cleared when ARM in DBGC1 is written to a 1.
TBF
Debug Count Register (DBGCNT)
0
7
= Unimplemented or Reserved
0
0
6
TBF
Figure 18-8. Debug Count Register (DBGCNT)
0
0
0
0
1
1
Table 18-8. DBGCNT Field Descriptions
Table 18-9. CNT Decoding Table
MC9S12NE64 Data Sheet, Rev. 1.1
0
5
000000
000001
000010
111110
111111
000000
000001
111111
CNT
..
..
..
..
0
4
64 words valid; if BEGIN = 1, the
oldest data has been overwritten
breakpoint will be generated if
Description
ARM bit will be cleared. A
by most recent data
64 words valid,
62 words valid
63 words valid
DBGBRK = 1
No data valid
2 words valid
Description
1 word valid
0
3
..
..
CNT
0
2
Freescale Semiconductor
0
1
Table 18-9
0
0
shows