ADUC7024BSTZ62 Analog Devices Inc, ADUC7024BSTZ62 Datasheet - Page 9

• Manufacturer Part Number: ADUC7024BSTZ62
• Description: IC MCU FLASH 62K ANLG I/O 64LQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7024BSTZ62

• Core Size: 16/32-Bit
• Program Memory Size: 62KB (62K x 8)
• Design Resources: Sensing Low-g Acceleration Using ADXL345 Digital Accelerometer Connected to ADuC7024 (CN0133)
• Core Processor: ARM7
• Speed: 44MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: PLA, PWM, PSM, Temp Sensor, WDT
• Number Of I /o: 30
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 10x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 64-LQFP
• Controller Family/series: (ARM7) ADUC
• No. Of I/o's: 30
• Ram Memory Size: 8KB
• Cpu Speed: 44MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Embedded Interface Type: I2C, SPI, UART
• Rohs Compliant: Yes
• Package: 64LQFP
• Device Core: ARM7TDMI
• Family Name: ADuC7xxx
• Maximum Speed: 44 MHz
• Operating Supply Voltage: 3.3 V
• Data Bus Width: 16|32 Bit
• Number Of Programmable I/os: 30
• Interface Type: I2C/SPI/UART
• On-chip Adc: 10-chx12-bit
• On-chip Dac: 2-chx12-bit
• Number Of Timers: 4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

TIMING SPECIFICATIONS
Table 2. External Memory Write Cycle
Parameter
CLK
t
t
t
t
t
t
t
t
t
t
t
t
t
1
MS_AFTER_CLKH
ADDR_AFTER_CLKH
AE_H_AFTER_MS
AE
HOLD_ADDR_AFTER_AE_L
HOLD_ADDR_BEFORE_WR_L
WR_L_AFTER_AE_L
DATA_AFTER_WR_L
WR
WR_H_AFTER_CLKH
HOLD_DATA_AFTER_WR_H
BEN_AFTER_AE_L
RELEASE_MS_AFTER_WR_H
See Table 78.
1
AD[16:1]
MSx
BHE
CLK
BLE
A16
WS
AE
RS
FFFF
t
t
AE_H_AFTER_MS
HOLD_ADDR_BEFORE_WR_L
t
t
MS_AFTER_CLKH
HOLD_ADDR_AFTER_AE_L
CLK
t
ADDR_AFTER_CLKH
9ABC
Min
t
0
4
8
0
AE
t
Figure 3. External Memory Write Cycle (See Table 78)
WR_L_AFTER_AE_L
t
BEN_AFTER_AE_L
t
DATA_AFTER_WR_L
t
WR
5678
Typ
UCLK
½ CLK
(XMxPAR[14:12] + 1) × CLK
½ CLK + (!XMxPAR[10]) × CLK
(!XMxPAR[8]) × CLK
½ CLK + (!XMxPAR[10] + !XMxPAR[8]) × CLK
(XMxPAR[7:4] + 1) × CLK
(!XMxPAR[8]) × CLK
½ CLK
(!XMxPAR[8] + 1) × CLK
Rev. C | Page 9 of 96
t
WR_H_AFTER_CLKH
t
HOLD_DATA_AFTER_WR_H
9ABE
ADuC7019/20/21/22/24/25/26/27/28/29
t
RELEASE_MS_AFTER_WR_H
Max
4
8
12
4
1234
Unit
ns
ns
ns
ns