S71GL256NB0 SPANSION [SPANSION], S71GL256NB0 Datasheet - Page 141

no-image

S71GL256NB0

Manufacturer Part Number
S71GL256NB0
Description
Stacked Multi-chip Product (MCP)
Manufacturer
SPANSION [SPANSION]
Datasheet
Note: This timing diagram assumes CE2=H and OE#=H.
Note: This timing diagram assumes CE2=H and OE#=H.
May 4, 2004 pSRAM_Type07_13_A0
ADDRESS
ADDRESS
DQ9-16
DQ9-16
DQ1-8
(Input)
(Input)
DQ1-8
(Input)
(Input)
CE1#
WE#
CE1#
WE#
UB#
UB#
LB#
LB#
Low
Low
Figure 42. Write Timing #3-3 (WE#/LB#/UB# Byte Write Control)
Figure 41. Write Timing #3-2 (WE#/LB#/UB# Byte Write Control)
t
t
BS
BS
A d v a n c e
t
t
AS
AS
ADDRESS VALID
ADDRESS VALID
t
VALID DATA INPUT
t
VALID DATA INPUT
BW
t
BW
t
WC
WC
I n f o r m a t i o n
t
t
DS
DS
pSRAM Type 7
t
t
t
DH
t
DH
WR
WR
t
BH
t
t
BH
WHP
t
WHP
t
t
AS
AS
t
t
BS
BS
ADDRESS VALID
ADDRESS VALID
t
t
t
t
VALID DATA INPUT
WC
VALID DATA INPUT
BW
WC
BW
t
t
DS
DS
t
BH
t
t
t
DH
t
DH
WR
WR
t
BH
141

Related parts for S71GL256NB0