S71GL256NB0 SPANSION [SPANSION], S71GL256NB0 Datasheet - Page 137

• Manufacturer Part Number: S71GL256NB0
• Description: Stacked Multi-chip Product (MCP)
• Manufacturer: SPANSION [SPANSION]

Timing Diagrams
Note: This timing diagram assumes CE2=H and WE#=H.
Note: This timing digaram assumes CE2=H and WE#=H.
May 4, 2004 pSRAM_Type07_13_A0
ADDRESS
ADDRESS
LB#/UB#
(Output)
(Output)
LB#/ UB#
CE1#
CE1#
DQ
OE#
OE#
DQ
Read Timings
Low
t
ASC
A d v a n c e
t
ASO
Figure 34. Read Timing #2 (OE# Address Access
ADDRESS VALID
t
Figure 33. Read Timing #1 (Baisc Timing)
OLZ
t
AA
t
t
CLZ
OLZ
t
BLZ
t
RC
t
OE
I n f o r m a t i o n
t
CE
VALID DATA OUTPUT
ADDRESS VALID
t
OE
pSRAM Type 7
t
BA
t
RC
VALID DATA OUTPUT
t
Ax
t
OH
ADDRESS VALID
t
AA
VALID DATA OUTPUT
t
RC
t
t
CHAH
OH
t
CHZ
t
OHZ
t
BHZ
t
CP
t
OHAH
t
ASC
t
OH
t
OHZ
137