XC68HC705JJ7 Motorola, XC68HC705JJ7 Datasheet - Page 156

• Manufacturer Part Number: XC68HC705JJ7
• Description: MICROCONTROLLER
• Manufacturer: Motorola

Core Timer
10.5 COP Watchdog
Advance Information
156
Address:
Reset:
Each count of the timer counter register takes eight oscillator cycles or
four cycles of the internal bus. A timer overflow function at the eighth
counter stage allows a timer interrupt every 2048 oscillator clock cycles
or every 1024 internal bus cycles.
Four counter stages at the end of the core timer make up the computer
operating properly (COP) watchdog which can be enabled by the
COPEN bit in the MOR. The COP watchdog is a software error detection
system that automatically times out and resets the MCU if the COP
watchdog is not cleared periodically by a program sequence. Writing a
logic 0 to COPC bit in the COPR register clears the COP watchdog and
prevents a COP reset.
EPMSEC — EPROM Security
OPT — Optional Features Bit
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
Read:
Write:
copying the EPROM/OTPROM difficult for unauthorized users.
The EPMSEC bit is a write-only security bit to protect the contents of
the user EPROM code stored in locations $0700–$1FFF.
The OPT bit enables two additional features: direct drive by
comparator outputs to port A and voltage offset capability to sample
capacitor in analog subsystem.
1 = Optional features enabled
0 = Optional features disabled
EPMSEC
$1FF0
Bit 7
Figure 10-4. COP and Security Register (COPR)
= Unimplemented
OPT
6
Core Timer
5
(1)
Unaffected by reset
Bit
MC68HC705JJ7 • MC68HC705JP7 — REV 4
4
3
2
1
MOTOROLA
COPC
Bit 0