TMPM364F10FG Toshiba, TMPM364F10FG Datasheet - Page 412

• Manufacturer Part Number: TMPM364F10FG
• Manufacturer: Toshiba

Specifications of TMPM364F10FG

• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Available
• Rom (kbytes): 1024K
• Rom Type: Flash
• Ram (kbytes): 64K
• Number Of Pins: 144
• Package: LQFP(20x20)
• Vcc: 3V
• Cpu Mhz: 64
• Ssp (ch) Spi: 1
• I2c/sio (ch): 5
• Uart/sio (ch): 12
• Usb: Host
• Can: 1
• Ethernet: -
• External Bus Interface: Y
• Cs/wait Controller (ch): 4
• Dma Controller: 2
• 10-bit Da Converter: -
• 10-bit Ad Converter: 16
• 12-bit Ad Converter: -
• 16-bit Timer / Counter: 16
• Motor / Igbt Control: -
• Real Time Clock: Y
• Watchdog Timer: Y
• Osc Freq Detect: -
• Clock Gear: Y
• Low-power Hold Function: Y
• Remote Control Interface: Y
• Hardware Cec Controller: Y
• Comparators: -
• Low-voltage Detector: -
• Etm Hardware Trace: 4-bit

12.7
Clock Control
Table 12-4 Clock resolution to the Baud Rate Generator fc = 64 MHz, fs = 32.768kHz
φT0 selection
CGSYSCR
<FPSEL1>
0
1
Note 1: The prescaler output clock φTn must be selected so that the relationship "φTn ≤ fsys/2" is satisfied (so
Note 2: Do not change the clock gear while SIO is operating.
Note 3: The "−" indicates that the setting is prohibited and the "*" indicates don’t care in the above table.
clock selection
CGSYSCR
<FPSEL0>
Peripheral
1 (fc)
*
that φTn is slower than fsys).
<GEAR[2:0]>
Clock gear
CGSYSCR
100 (fc/2)
101 (fc/4)
110 (fc/8)
000 (fc)
value
*
Prescaler clock se-
100 (fperiph/16)
101 (fperiph/32)
100 (fperiph/16)
101 (fperiph/32)
100 (fperiph/16)
101 (fperiph/32)
100 (fperiph/16)
101 (fperiph/32)
000 (fperiph/1)
001 (fperiph/2)
010 (fperiph/4)
011 (fperiph/8)
000 (fperiph/1)
001 (fperiph/2)
010 (fperiph/4)
011 (fperiph/8)
000 (fperiph/1)
001 (fperiph/2)
010 (fperiph/4)
011 (fperiph/8)
000 (fperiph/1)
001 (fperiph/2)
010 (fperiph/4)
011 (fperiph/8)
<PRCK[2:0]>
CGSYSCR
lection
*
Page 386
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fs/2 (61μs)
2
2
1
3
3
3
4
4
4
4
(0.0625 μs)
(0.0625 μs)
(00312 μs)
5
6
5
6
5
6
5
6
(0.125 μs)
(0.125 μs)
(0.125 μs)
φT1
(0.25 μs)
(0.25 μs)
(0.25 μs)
(0.25 μs)
(0.5 μs)
(1.0 μs)
(0.5 μs)
(1.0 μs)
(0.5 μs)
(1.0 μs)
(0.5 μs)
(1.0 μs)
−
−
−
−
−
−
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fs/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
Prescaler output clock resolution
3
3
4
4
4
4
3
5
6
7
8
5
6
7
8
3
5
6
7
8
5
6
7
8
(0.125 μs)
(0.125 μs)
φT4
(0.25 μs)
(0.25 μs)
(0.25 μs)
(0.25 μs)
(244 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(0.2 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
−
fc/2
fc/2
fc/2
fc/2
fs/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
10
10
10
10
5
5
6
7
8
9
5
6
7
8
9
5
6
7
8
9
5
6
7
8
9
φT16
(16.0 μs)
(16.0 μs)
(16.0 μs)
(16.0 μs)
(977 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(0.5 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(0.8 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(0.8 μs)
(1.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
TMPM364F10FG
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fs/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
10
11
12
10
11
12
10
11
12
10
12
7
11
7
8
9
7
8
9
7
8
9
7
8
9
φT64
(3.91 ms)
(16.0 μs)
(32.0 μs)
(64.0 μs)
(16.0 μs)
(32.0 μs)
(64.0 μs)
(16.0 μs)
(32.0 μs)
(64.0 μs)
(16.0 μs)
(64.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(3.2 μs)
(4.0 μs)
(8.0 μs)
(2.0 μs)
(4.0 μs)
(8.0 μs)
(32 μs)