71M6543F-IGT/F Maxim Integrated Products, 71M6543F-IGT/F Datasheet - Page 109

• Manufacturer Part Number: 71M6543F-IGT/F
• Description: PMIC Solutions Precision Energy Meter IC
• Manufacturer: Maxim Integrated Products
• Type: Metering SoCr

Specifications of 71M6543F-IGT/F

• Core: 8051
• Core Architecture: 8051
• Data Bus Width: 8 bit
• Data Ram Size: 5 KB
• Device Million Instructions Per Second: 5 MIPS
• Interface Type: I2C, ICE, SPI, UART
• Maximum Clock Frequency: 5 MHz
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Number Of Programmable I/os: 51
• Number Of Timers: 2
• On-chip Adc: 22 bit
• Operating Supply Voltage: 3 V to 3.6 V
• Package / Case: LQFP-100
• Processor Series: 8051
• Program Memory Size: 64 KB
• Program Memory Type: Flash
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

v1.2
Name
FLSH_PWE
FLSH_RDE
FLSH_UNLOCK[3:0]
FLSH_WRE
IE_XFER
IE_RTC1S
IE_RTC1M
IE_RTCT
IE_SPI
IE_EEX
IE_XPULSE
IE_YPULSE
IE_WPULSE
IE_VPULSE
INTBITS
LCD_ALLCOM
LCD_BAT
LCD_BLNKMAP23[5:0]
LCD_BLNKMAP22[5:0]
LCD_CLK[1:0]
SFR B2[0]
SFR E8[0]
SFR E8[1]
SFR E8[2]
SFR E8[3]
SFR E8[7]
SFR E8[6]
SFR E8[5]
SFR F8[7]
SFR F8[4]
SFR F8[3]
Location Rst Wk Dir
2702[7:4]
2707[6:0]
2401[5:0]
2402[5:0]
2400[1:0]
2702[2]
2702[1]
2400[3]
2402[7]
0
–
0
–
0
–
0
0
0
0
0
–
0
–
0
–
–
–
–
–
© 2008–2011 Teridian Semiconductor Corporation
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
This bit is automatically reset after each byte written to flash. Writes to this bit are
inhibited when interrupts are enabled.
Description
Program Write Enable
0 = MOVX commands refer to External RAM Space, normal operation (default).
1 = MOVX @DPTR,A moves A to External Program Space (Flash) @ DPTR.
Indicates that the flash may be read by ICE or SPI slave. FLSH_RDE = (!SECURE)
Must be a 2 to enable any flash modification. See the description of Flash security for
more details.
Indicates that the flash may be written through ICE or SPI slave ports.
Interrupt flags for external interrupts 2 and 6. These flags monitor the source of the int6
and int2 interrupts (external interrupts to the MPU core). These flags are set by
hardware and must be cleared by the software interrupt handler. The IEX2 (SFR
0xC0[1]) and IEX6 (SFR 0xC0[5]) interrupt flags are automatically cleared by the MPU
core when it vectors to the interrupt handler. IEX2 and IEX6 must be cleared by writing
zero to their corresponding bit positions in SFR 0xC0, while writing ones to the other bit
positions that are not being cleared.
Interrupt inputs. The MPU may read these bits to see the input to external interrupts
INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended
for debug use.
Configures SEG/COM bits as COM. Has no effect on pins whose LCD_MAP bit is zero.
Connects the LCD power supply to VBAT in all modes.
Identifies which segments connected to SEG23 and SEG22 should blink. 1 means
blink. The most significant bit corresponds to COM5, the least significant, to COM0.
Sets the LCD clock frequency. Note: f
LCD_CLK[1:0]
00
01
10
11
XTAL
LCD Clock Frequency
= 32768 Hz
71M6543F/H and 71M6543G/GH Data Sheet
f
f
f
f
XTAL
XTAL
XTAL
XTAL
/2
/2
/2
/2
9
8
7
6
109