71M6534-IGT/F Maxim Integrated Products, 71M6534-IGT/F Datasheet - Page 87

• Manufacturer Part Number: 71M6534-IGT/F
• Description: IC ENERY METER 3PH 128K 120-LQFP
• Manufacturer: Maxim Integrated Products

Specifications of 71M6534-IGT/F

• Mounting Style: SMD/SMT
• Package / Case: LQFP-120
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

FDS_6533_6534_004
Rev 2
GP0
…
GP7
IE_FWCOL0
IE_FWCOL1
IE_PB
IE_PLLRISE
IE_PLLFALL
IEN_SPI
IEN_WD_NROVF 20B0[0]
IE_XFER
IE_RTC
IE_WAKE
INTBITS
LCD_BITMAP
[31:24]
LCD_BITMAP
[39:32]
LCD_BITMAP
[47:40]
LCD_BITMAP
[50:48]
20C0
…
20C7
SFR E8[2]
SFR E8[3]
SFR E8[4]
SFR E8[6]
SFR E8[7]
20B0[4]
SFR E8[0]
SFR E8[1]
SFR E8[5]
SFR F8[6:0]
2023[7:0]
2024[7:0]
2025[7:0]
2026[2:0]
…
0
0
0
0
0
0
0
0
0
0
0
–
0
0
0
0
NV
NV
…
0
0
–
0
0
0
0
0
–
–
L
L
L
L
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Non-volatile general-purpose registers powered by the RTC supply. These registers
maintain their value in all power modes, but will be cleared on reset. The values of
GP0…GP7 will be undefined if VBAT drops below the minimum value.
Interrupt flags for the Firmware Collision Interrupt. See the
details.
PB flag. Indicates that a rising edge occurred on PB. Firmware must write a zero to
this bit to clear it. The bit is also cleared when the MPU requests SLEEP or LCD
mode. On bootup, the MPU can read this bit to determine if the part was woken with
the PB DIO0[0].
Indicates that the MPU was woken or interrupted (INT4) by system power becoming
available, or more precisely, by PLL_OK rising. The firmware must write a zero to this
bit to clear it.
Indicates that the MPU has entered BROWNOUT mode because system power has
become unavailable (INT4), or more precisely, because PLL_OK fell. This bit will not
be set if the part wakes into BROWNOUT mode because of PB or the WAKE timer.
The firmware must write a zero to this bit to clear it.
SPI interrupt enable.
Active high watchdog near overflow interrupt enable.
Interrupt flags. These flags monitor the XFER_BUSY interrupt and the RTC_1SEC
interrupt. The flags are set by hardware.
Indicates that the MPU was awakened by the autowake timer. This bit is typically read
by the MPU on bootup. The firmware must write a zero to this bit to clear it.
Interrupt inputs. The MPU may read these bits to see the status of external interrupts
INT0, INT1 up to INT6. These bits do not have any memory and are primarily intended
for debug use.
Configuration for DIO11/SEG31 through DIO4/SEG24. Unused bits should be set to zero.
Configuration for DIO19/SEG39 through DIO12/SEG32. LCD_BITMAP[32] ,
corresponding to DIO12/SEG32, is only applicable to the 71M6534. Unused bits
should be set to zero.
Configuration for DIO27/SEG47 through DIO20/SEG40. LCD_BITMAP[42],
corresponding to DIO22/SEG42, is only applicable to the 71M6534. Unused bits should
be set to zero.
Configuration for DIO30/SEG50 through DIO28/SEG48. LCD_BITMAP[48],
corresponding to DIO28/SEG48, is only applicable to the 71M6534. Unused bits should
be set to zero.
1 = LCD pin, 0 = DIO pin.
1 = LCD pin, 0 = DIO pin.
1 = LCD pin, 0 = DIO pin.
1 = LCD pin, 0 = DIO pin.
71M6533/G/H and 71M6534/H Data Sheet
Flash Memory
section for
87