DSP56F803EVM Freescale Semiconductor, DSP56F803EVM Datasheet - Page 17

• Manufacturer Part Number: DSP56F803EVM
• Description: KIT EVALUATION FOR DSP56F803
• Manufacturer: Freescale Semiconductor

Specifications of DSP56F803EVM

• Processor To Be Evaluated: 56F803
• Data Bus Width: 16 bit
• Interface Type: RS-232, JTAG
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

2.13 JTAG/OnCE
Part 3 Specifications
3.1 General Characteristics
The 56F803 is fabricated in high-density CMOS with 5-V tolerant TTL-compatible digital inputs. The
term “5-V tolerant” refers to the capability of an I/O pin, built on a 3.3V-compatible process technology,
to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices
designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible
I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of 3.3V ± 10% during
normal operation without causing damage). This 5V-tolerant capability therefore offers the power savings
of 3.3V I/O levels while being able to receive 5V levels without being damaged.
Freescale Semiconductor
No. of
Pins
1
1
1
1
1
1
Signal
Name
TRST
TCK
TMS
TDO
TDI
DE
(Schmitt)
(Schmitt)
(Schmitt)
(Schmitt)
Signal
Output
Output
Type
Input
Input
Input
Input
Table 2-17 JTAG/On-Chip Emulation (OnCE) Signals
Input, pulled low
high internally
high internally
high internally
State During
Input, pulled
Input, pulled
Input, pulled
Tri-stated
internally
Output
Reset
56F803 Technical Data, Rev. 16
Test Clock Input—This input pin provides a gated clock to synchronize the
test logic and shift serial data to the JTAG/OnCE port. The pin is connected
internally to a pull-down resistor.
Test Mode Select Input—This input pin is used to sequence the JTAG
TAP controller’s state machine. It is sampled on the rising edge of TCK and
has an on-chip pull-up resistor.
Note:
Test Data Input—This input pin provides a serial input data stream to the
JTAG/OnCE port. It is sampled on the rising edge of TCK and has an
on-chip pull-up resistor.
Test Data Output—This tri-statable output pin provides a serial output data
stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR
controller states, and changes on the falling edge of TCK.
Test Reset—As an input, a low signal on this pin provides a reset signal to
the JTAG TAP controller. To ensure complete hardware reset, TRST
should be asserted at power-up and whenever RESET is asserted. The
only exception occurs in a debugging environment when a hardware device
reset is required and it is necessary not to reset the OnCE/JTAG module. In
this case, assert RESET, but do not assert TRST.
Note:
used in a debugging environment, TRST may be tied to V
Debug Event—DE provides a low pulse on recognized debug events.
Always tie the TMS pin to V
For normal operation, connect TRST directly to V
Signal Description
DD
through a 2.2K resistor.
SS
SS
through a 1K resistor.
. If the design is to be
JTAG/OnCE
17