XCF128XFTG64C Xilinx Inc, XCF128XFTG64C Datasheet - Page 82

IC PROM SRL 128M GATE 64-FTBGA

XCF128XFTG64C

Manufacturer Part Number
XCF128XFTG64C
Description
IC PROM SRL 128M GATE 64-FTBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XCF128XFTG64C

Memory Size
128Mb
Programmable Type
In System Programmable
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Access Time
85ns
Supply Voltage Range
1.7V To 2V
Memory Case Style
FTBGA
No. Of Pins
64
Operating Temperature Range
-40°C To +85°C
Svhc
No SVHC (15-Dec-2010)
Package /
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1578

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX
Quantity:
319
Part Number:
XCF128XFTG64C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX
0
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XCF128XFTG64C
0
Company:
Part Number:
XCF128XFTG64C
Quantity:
2 400
Part Number:
XCF128XFTG64CC
Manufacturer:
XILINX
0
Table 47: Command Interface States – Modify Table, Next Output State
DS617 (v3.0.1) January 07, 2010
Product Specification
Notes:
1.
2.
3.
4.
5.
OTP Busy
Ready
Program Busy
Erase Busy
Buffer Program
Busy
Program/Erase
Suspend
Buffer Program
Suspend
Program Busy in
Erase Suspend
Buffer Program
Busy in Erase
Suspend
Program Suspend
in Erase Suspend
Buffer Program
Suspend in Erase
Suspend
Blank Check busy
Illegal State
Current CI State
The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can
be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each
bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.
CI = Command Interface: CR = Configuration Register: BEFP = Buffer Enhanced Factory Program: P/E. C. = Program/Erase Controller.
At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
The two cycle command should be issued to the same bank address.
If the P/E.C. is active, both cycles are ignored.
R
Array
Status Register
Platform Flash XL High-Density Configuration and Storage Device
www.xilinx.com
Output Unchanged
Command Input
Output Unchanged
(1,2)
(Cont’d)
Signature/
Electronic
Register
Status
CFI
82

Related parts for XCF128XFTG64C