XCF128XFTG64C Xilinx Inc, XCF128XFTG64C Datasheet - Page 51

IC PROM SRL 128M GATE 64-FTBGA

XCF128XFTG64C

Manufacturer Part Number
XCF128XFTG64C
Description
IC PROM SRL 128M GATE 64-FTBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XCF128XFTG64C

Memory Size
128Mb
Programmable Type
In System Programmable
Voltage - Supply
1.7 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TBGA
Access Time
85ns
Supply Voltage Range
1.7V To 2V
Memory Case Style
FTBGA
No. Of Pins
64
Operating Temperature Range
-40°C To +85°C
Svhc
No SVHC (15-Dec-2010)
Package /
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1578

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX
Quantity:
319
Part Number:
XCF128XFTG64C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX
0
Part Number:
XCF128XFTG64C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XCF128XFTG64C
0
Company:
Part Number:
XCF128XFTG64C
Quantity:
2 400
Part Number:
XCF128XFTG64CC
Manufacturer:
XILINX
0
X-Ref Target - Figure 29
Notes:
1.
2.
3.
DS617 (v3.0.1) January 07, 2010
Product Specification
READY_WAIT
The READY_WAIT signal is configured to be active during wait state. READY_WAIT signal is active Low.
Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, can be configured as the
active edge. Here, the active edge is the rising one.
The number of clock pulses in the dashed area depends on the latency (default latency = 7). The first clock that occurs while L is Low, latches
the address.
DQ15–DQ0
R
A22–A0
K
(1,2)
W
(2)
G
E
L
High
Hi-Z
Hi-Z
Figure 29: Single Synchronous Read AC Waveforms, CR4 = 0
T
ELKH
VALID ADDRESS
T
AVKH
T
LLKH
T
Platform Flash XL High-Density Configuration and Storage Device
GLTV
www.xilinx.com
T
ELQV
T
ELQX
T
KHQV
T
T
GLQV
GLQX
T
KHTV
VALID
DS617_23_101608
T
GHTZ
51

Related parts for XCF128XFTG64C