IDT7130SA55P IDT, Integrated Device Technology Inc, IDT7130SA55P Datasheet - Page 10

no-image

IDT7130SA55P

Manufacturer Part Number
IDT7130SA55P
Description
IC SRAM 8KBIT 55NS 48DIP
Manufacturer
IDT, Integrated Device Technology Inc
Series
-r
Datasheets

Specifications of IDT7130SA55P

Format - Memory
RAM
Memory Type
SRAM - Dual Port, Asynchronous
Memory Size
8K (1K x 8)
Speed
55ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-DIP
Density
8Kb
Access Time (max)
55ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
5V
Address Bus
20b
Package Type
PDIP
Operating Temp Range
0C to 70C
Number Of Ports
2
Supply Current
155mA
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
48
Word Size
8b
Number Of Words
1K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
7130SA55P

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7130SA55P
Manufacturer:
IDT
Quantity:
1 169
Part Number:
IDT7130SA55P
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7130SA55PB
Manufacturer:
IDT
Quantity:
1 169
Part Number:
IDT7130SA55PF
Manufacturer:
HIROSE ELECTRIC
Quantity:
4
Part Number:
IDT7130SA55PF
Manufacturer:
IDT
Quantity:
300
Part Number:
IDT7130SA55PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT7130SA55PF
Manufacturer:
IDT
Quantity:
242
Part Number:
IDT7130SA55PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT7130SA/LA AND IDT7140SA/LA
HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
TIMING WAVEFORM OF WRITE WITH
NOTES:
1. t
2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes High.
3. All timing is the same for the left and right ports. Port 'A' may be either the left or right
TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY
TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING
NOTES:
1. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”.
2. If t
ADDR
ADDR
BUSY
'A'
port. Port "B" is opposite from port "A".
WH
BUSY
asserted (7130 only).
AND
ADDR
must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
APS
CE
CE
'B'
'A'
'B'
is not satisified, the
'B'
'A'
'A'
'B'
t
APS
(2)
BUSY
BUSY
R/
R/
t
W
APS
W
will be asserted on one side or the other, but there is no guarantee on which side
'B'
'B'
'A'
(2)
ADDRESSES MATCH
t
BAA
t
RC
t
BAC
OR t
t
WC
WB
BUSY
BUSY
BUSY
BUSY
BUSY
(3)
ADDRESSES MATCH
(2)
6.01
t
WP
t
BDC
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ADDRESSES DO NOT MATCH
t
BDA
t
WH
(1)
CE CE CE CE CE
TIMING
2689 drw 13
BUSY
(1)
will be
2689 drw 15
2689 drw 14
10
(1)

Related parts for IDT7130SA55P