DK-DEV-5AGTD7N Altera Corporation, DK-DEV-5AGTD7N Datasheet - Page 43

no-image

DK-DEV-5AGTD7N

Manufacturer Part Number
DK-DEV-5AGTD7N
Description
Programmable Logic IC Development Tools FPGA Development Kit For 5AGTD7K3F40I3N
Manufacturer
Altera Corporation
Type
FPGAr
Datasheet

Specifications of DK-DEV-5AGTD7N

Rohs
yes
Product
Development Kits
Tool Is For Evaluation Of
5AGTD7K3
Interface Type
FMC, HSMC, PCIe, USB
For Use With
5AGTD7K3
Chapter 6: Board Test System
Using the Board Test System
Figure 6–9. The SMA Tab
November 2012 Altera Corporation
The SMA Tab
The SMA tab
The following sections describe the controls on the SMA tab.
Status
The Status control displays the following status information during the loopback test:
PLL lock—Shows the PLL locked or unlocked state.
Channel lock—Shows the channel locked or unlocked state. When locked, all
lanes are word aligned and channel bonded.
Pattern sync—Shows the pattern synced or not synced state. The pattern is
considered synced when the start of the data sequence is detected.
(Figure
6–9) allows you perform loopback tests on the SMA
Arria V GT FPGA Development Kit
port.
User Guide
6–21

Related parts for DK-DEV-5AGTD7N