DK-DEV-5AGTD7N Altera Corporation, DK-DEV-5AGTD7N Datasheet - Page 35

• Manufacturer Part Number: DK-DEV-5AGTD7N
• Description: Programmable Logic IC Development Tools FPGA Development Kit For 5AGTD7K3F40I3N
• Manufacturer: Altera Corporation
• Type: FPGAr

Specifications of DK-DEV-5AGTD7N

• Rohs: yes
• Product: Development Kits
• Tool Is For Evaluation Of: 5AGTD7K3
• Interface Type: FMC, HSMC, PCIe, USB
• For Use With: 5AGTD7K3

Chapter 6: Board Test System
Using the Board Test System
November 2012 Altera Corporation
■
Port (FPGA1)
The Port (FPGA1) control allows you to specify which interface to
port tests are available.
■
Designs run at 10 Gbps:
■
■
■
■
■
■
PMA Setting
The PMA Setting button allows you to make changes to the PMA parameters that
affect the active transceiver interface. The following settings are available for analysis:
■
■
■
■
■
Data Type
The Data type control specifies the type of data contained in the transactions. The
following data types are available for analysis:
■
■
Pattern sync—Shows the pattern synced or not synced state. The pattern is
considered synced when the start of the data sequence is detected.
Chip to Chip XCVR x8 (HSMA design run at 6.4 Gbps)
SMA (GXB_L11)
SFP_A (GXB_L9)
SFB_B (GXB_L14)
Bull’s Eye (GXB_L15)
Bull’s Eye (GXB_R16)
Bull’s Eye (GXB_R17)
Serial Loopback—Routes signals between the receiver and the transmitter. Enter
the following values to enable the serial loopbacks:
0 = high speed serial transceiver signals to loopback on the board
1 = serial loopback
2 = reverse serial loopback pre-CDR
4 = reverse serial loopback post-CDR
VOD—Specifies the voltage output differential of the transmitter buffer.
Pre-emphasis tap
■
■
■
Equalizer—Specifies the setting for the receiver equalizer.
DC gain—Specifies the DC portion of the receiver equalizer.
PRBS7—Selects pseudo-random 7-bit sequences.
PRBS15—Selects pseudo-random 15-bit sequences.
Pre—Specifies the amount of pre-emphasis on the pre-tap of the transmitter
buffer.
First post—Specifies the amount of pre-emphasis on the first post tap of the
transmitter buffer.
Second post—Specifies the amount of pre-emphasis on the second post tap of
the transmitter buffer.
Arria V GT FPGA Development Kit
test.
The following
User Guide
6–13