XRT83L34ES Exar, XRT83L34ES Datasheet - Page 2

• Manufacturer Part Number: XRT83L34ES
• Description: Peripheral Drivers & Components - PCIs
• Manufacturer: Exar

Specifications of XRT83L34ES

• Product Category: Peripheral Drivers & Components - PCIs
• Rohs: yes

XRT83L34
REV. 1.0.1
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
F
IGURE
Fully integrated four channel long-haul or short-haul transceivers for E1,T1 or J1 applications
Adaptive Receive Equalizer for up to 36dB cable attenuation
Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform
generator for transmit output pulse shaping that can be used for both T1 and E1 modes.
Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps
Selectable receiver sensitivity from 0 to 36dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz
Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for
E1 and 0 to 3dB of cable attenuation for T1 modes
Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications
Internal and/or external impedance matching for 75Ω, 100Ω, 110Ω and 120Ω
Tri-State transmit output and receive input capability for redundancy applications
Provides High Impedance for Tx and Rx during power off
Transmit return loss meets or exceeds ETSI 300-166 standard
On-chip digital clock recovery circuit for high input jitter tolerance
Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable either in transmit or receive path
On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
High receiver interference immunity
On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
Receive loss of signal (RLOS) output
On-chip HDB3/B8ZS/AMI encoder/decoder functions
QRSS pattern generator and detection for testing and monitoring
TNEG_n/CODES_n
RPOS_n/RDATA_n
TPOS_n/TDATA_n
RNEG_n/LCV_n
CLKSEL[2:0]
2. B
HW /HO ST
MCLKE1
T ERSEL1
T ERSEL0
MCLKT1
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
RLOS_n
RCLK_n
TCLK_n
RXT SEL
RXRES1
RXRES0
T XT SEL
GAUGE
JASEL1
JASEL0
LOCK
D
IAGRAM OF THE
One of four Channels, CHANNEL_n - (n=0 : 3)
QRSS ENABLE
MASTER CLOCK SYNT HESIZER
GENERATO R
DET ECT OR
DET ECT OR
NETW O RK
PATT ERN
Q RSS
LO OP
QRSS
ENCO DER
DECO DER
NLCD ENABLE
HDB3/
HDB3/
B8ZS
B8ZS
XRT83L34 T1/E1/J1 LIU (H
LO OPBACK
REMOT E
DET ECTOR
LOS
ATT ENUATOR
ATT ENUATOR
T X/RX JIT T ER
T X/RX JIT T ER
HARW ARE CONTROL
2
LOO PBACK
DET ECT OR
DIGITAL
AIS
CONTROL
RECOVERY
TIMING &
TIMING
ARDWARE
DATA
LOOPBACK
ENABLE
EQUALIZER
CONTROL
TX FILT ER
& PULSE
SHAPER
M
DET ECT OR
& SLICER
LBO[3:0]
ODE
PEAK
DFM
)
LINE
DRIVER
EQUALIZER
LOO PBACK
MO NITO R
ANALOG
LOCAL
DRIVE
RX
xr
T EST
RTIP_n
RRING_n
LO OP1_n
LO OP0_n
RESET
TRAT IO
SR/DR
EQ C[4:0]
TCLKE
RCLKE
RXMUTE
AT AOS
MCLKO UT
TAO S_n
DMO _n
TT IP_n
TRING _n
TXON_n
ICT