XRT83SL314ES Exar, XRT83SL314ES Datasheet - Page 61

• Manufacturer Part Number: XRT83SL314ES
• Description: LIN Transceivers 14 CHT1/E1 LIUSH
• Manufacturer: Exar

Specifications of XRT83SL314ES

• Product Category: LIN Transceivers
• Rohs: yes

xr
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
N
OTE
B
: The GIE bit in the global register 0xE0h must be set to "1" in addition to the individual register bits to enable the
D4
D3
D2
D1
D0
IT
interrupt pin.
LCV/OF
QRPD
NLCD
RLOS
N
AISD
AME
T
ABLE
Line Code Violation / Counter Overflow
This bit serves a dual purpose. By default, this bit monitors the line
code violation activity. However, if bit 7 in register 0xE5h is set to a
"1", this bit monitors the overflow status of the internal LCV
counter. An interrupt will not occur unless the LCV/OFIE is set to
"1" in the channel register 0x04h and GIE is set to "1" in the global
register 0xE0h.
0 = No Alarm
1 = A line code violation, bipolar violation, or excessive zeros has
occurred
Network Loop Code Detection
The network loop code detection is always active regardless if the
interrupt generation is disabled. This bit indicates the NLCD activ-
ity. An interrupt will not occur unless the NLCDIE is set to "1" in the
channel register 0x04h and GIE is set to "1" in the global register
0xE0h.
0 = No Alarm
1 = Network loop code detected according to the mode selected in
channel register 0x03h
Alarm Indication Signal
The alarm indication signal detection is always active regardless if
the interrupt generation is disabled. This bit indicates the AIS
activity. An interrupt will not occur unless the AISIE is set to "1" in
the channel register 0x04h and GIE is set to "1" in the global regis-
ter 0xE0h.
0 = No Alarm
1 = An all ones signal is detected
Receiver Loss of Signal
The receiver loss of signal detection is always active regardless if
the interrupt generation is disabled. This bit indicates the RLOS
activity. An interrupt will not occur unless the RLOSIE is set to "1"
in the channel register 0x04h and GIE is set to "1" in the global
register 0xE0h.
0 = No Alarm
1 = An RLOS condition is present
Quasi Random Pattern Detection
The quasi random pattern detection is always active regardless if
the interrupt generation is disabled. This bit indicates that a QRPD
has been detected. An interrupt will not occur unless the QRPDIE
is set to "1" in the channel register 0x04h and GIE is set to "1" in
the global register 0xE0h.
0 = No Alarm
1 = A QRP is detected
30: M
ICROPROCESSOR
C
HANNEL
0-13 (0
F
UNCTION
R
58
EGISTER
X
05
H
-0
0
X
D5
X
05
H
)
H
B
IT
D
ESCRIPTION
Register
Type
RO
RO
RO
RO
RO
XRT83SL314
(HW reset)
REV. 1.0.1
Default
Value
0
0
0
0
0