XRT83SL314ES Exar, XRT83SL314ES Datasheet - Page 5

no-image

XRT83SL314ES

Manufacturer Part Number
XRT83SL314ES
Description
LIN Transceivers 14 CHT1/E1 LIUSH
Manufacturer
Exar
Datasheet

Specifications of XRT83SL314ES

Product Category
LIN Transceivers
Rohs
yes
xr
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
3.0 T1/E1 APPLICATIONS ........................................................................................................................ 27
4.0 TRANSMIT PATH LINE INTERFACE ................................................................................................. 35
5.0 MICROPROCESSOR INTERFACE BLOCK ....................................................................................... 42
F
F
F
F
F
F
T
F
F
F
F
F
F
F
F
T
T
T
T
F
F
F
F
T
T
F
F
T
F
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
ABLE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
ABLE
ABLE
ABLE
ABLE
IGURE
IGURE
IGURE
IGURE
ABLE
ABLE
IGURE
IGURE
ABLE
IGURE
2.10 RXMUTE (RECEIVER LOS WITH DATA MUTING) ..................................................................................... 26
3.1 LOOPBACK DIAGNOSTICS .......................................................................................................................... 27
3.2 84-CHANNEL T1/E1 MULTIPLEXER/MAPPER APPLICATIONS ................................................................. 29
3.3 LINE CARD REDUNDANCY .......................................................................................................................... 30
3.4 POWER FAILURE PROTECTION .................................................................................................................. 34
3.5 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 34
3.6 NON-INTRUSIVE MONITORING .................................................................................................................... 34
4.1 TCLK/TPOS/TNEG DIGITAL INPUTS ............................................................................................................ 35
4.2 HDB3/B8ZS ENCODER .................................................................................................................................. 36
4.3 TRANSMIT JITTER ATTENUATOR ............................................................................................................... 37
4.4 TAOS (TRANSMIT ALL ONES) ..................................................................................................................... 37
4.5 TRANSMIT DIAGNOSTIC FEATURES .......................................................................................................... 37
4.6 TRANSMIT PULSE SHAPER AND FILTER ................................................................................................... 39
4.7 DMO (DIGITAL MONITOR OUTPUT) ............................................................................................................. 40
4.8 LINE TERMINATION (TTIP/TRING) ............................................................................................................... 41
5.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS ......................................................................... 43
7: C
8: T
9: E
10: E
11: M
12: R
13: S
14: S
3.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 27
3.1.2 REMOTE LOOPBACK ................................................................................................................................................ 27
3.1.3 DIGITAL LOOPBACK ................................................................................................................................................. 28
3.1.4 DUAL LOOPBACK ..................................................................................................................................................... 28
3.3.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS .................................................................................................... 30
3.3.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY .................................................................................. 30
3.3.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 30
3.3.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 31
3.3.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 32
3.3.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY ................................................................................................... 33
4.5.1 ATAOS (AUTOMATIC TRANSMIT ALL ONES)......................................................................................................... 38
4.5.2 NETWORK LOOP UP CODE...................................................................................................................................... 38
4.5.3 NETWORK LOOP DOWN CODE ............................................................................................................................... 38
4.5.4 QRSS GENERATION.................................................................................................................................................. 39
4.6.1 T1 SHORT HAUL LINE BUILD OUT (LBO) ............................................................................................................... 40
4.6.2 ARBITRARY PULSE GENERATOR FOR T1 AND E1............................................................................................... 40
18. S
19. S
20. S
21. S
22. S
23. S
24. S
25. S
26. S
27. S
28. S
29. S
30. T
31. T
32. TAOS (T
33. S
34. N
35. N
36. A
37. T
38. S
IMING
XAMPLES OF
HIP
XAMPLES OF
HORT
ELECTING THE
ANDOM
AXIMUM
RANSMIT
RANSMIT
YPICAL
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
IMPLIFIED
RBITRARY
IMPLIFIED
ETWORK
ETWORK
S
ELECT
S
H
PECIFICATIONS FOR
B
AUL
C
G
RANSMIT
IT
D
D
ONNECTION
L
L
AP
B
B
B
B
B
B
A
B
B
B
B
B
B
B
B
P
HDB3 E
OOP
OOP
S
ATA
ATA
L
LOCK
LOCK
LOCK
LOCK
LOCK
LOCK
SSIGNMENTS
LOCK
LOCK
LOCK
LOCK
LOCK
LOCK
LOCK
LOCK
B8ZS E
ULSE
EQUENCE
INE
W
M
IDTH FOR
S
S
U
D
ICROPROCESSOR
B
AMPLED ON
AMPLED ON
A
P
OWN
D
D
D
D
D
D
D
D
D
D
D
D
D
S
D
UILD
LL
C
IAGRAM OF THE
IAGRAM OF
IAGRAM OF
IAGRAM OF
IAGRAM OF
IAGRAM OF AN
IAGRAM OF THE
IAGRAM OF THE
IAGRAM OF THE
IAGRAM OF THE
IAGRAM OF A
IAGRAM OF THE
NCODING
IAGRAM OF THE
EGMENT
IAGRAM OF THE
NCODING
ODE
D
O
C
P
O
IAGRAM
NES
OLYNOMIALS
ODE
.................................................................................................................................................. 29
M
UT
TCLK/TPOS/TNEG.................................................................................................................. 36
G
ULTIPLEXER
) ............................................................................................................................................ 37
.............................................................................................................................................. 40
ENERATION
A
............................................................................................................................................ 36
F
R
G
........................................................................................................................................... 36
SSIGNMENT
ALLING
ISING
L
R
D
D
ENERATION
U
OCAL
EMOTE
IGITAL
UAL
N
SING
I
NTERFACE
84-C
ON
R
T
R
T
R
T
ATAOS F
M
E
................................................................................................................................ 39
L
RANSMIT
RANSMIT
RANSMIT
X
ECEIVE
ECEIVE
ICROPROCESSOR
-I
A
E
DGE OF
MUTE F
OOPBACK
I
/M
NTRUSIVE
NTERNAL
L
HANNEL
............................................................................................................................ 38
NALOG
DGE OF
L
OOPBACK
APPER
OOPBACK
......................................................................................................................... 40
....................................................................................................................... 38
I
I
M
NTERFACE FOR
NTERFACE FOR
UNCTION
I
I
P
TCLK........................................................................................................ 35
NTERFACE FOR
NTERFACE FOR
L
ODE
UNCTION
A
ATH
TCLK...................................................................................................... 35
............................................................................................................... 28
OOPBACK
A
T
M
PPLICATION
PPLICATIONS
ERMINATION
........................................................................................................... 28
ONITORING
.......................................................................................................... 27
.......................................................................................................... 42
......................................................................................................... 35
II
..................................................................................................... 38
I
NTERFACE
................................................................................................... 26
................................................................................................ 27
1:1
N+1 R
........................................................................................... 29
1:1
N+1 R
A
......................................................................................... 37
......................................................................................... 41
PPLICATION
AND
AND
B
EDUNDANCY
LOCK
EDUNDANCY
1+1 R
1+1 R
........................................................................ 42
..................................................................... 34
EDUNDANCY
EDUNDANCY
.............................................................. 33
............................................................ 32
.................................................. 31
................................................ 30
XRT83SL314
REV. 1.0.1

Related parts for XRT83SL314ES