S912XEQ512J3CAGR Freescale Semiconductor, S912XEQ512J3CAGR Datasheet - Page 68

no-image

S912XEQ512J3CAGR

Manufacturer Part Number
S912XEQ512J3CAGR
Description
16-bit Microcontrollers - MCU 16 BIT,512K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XEQ512J3CAGR

Rohs
yes
Core
HCS12X
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 kB
Data Ram Size
32 kB
On-chip Adc
Yes
Package / Case
LQFP
Mounting Style
SMD/SMT
Interface Type
CAN/SCI/SPI
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
119
Number Of Timers
25
Program Memory Type
Flash
Supply Voltage - Max
1.98 V, 2.9 V, 5.5 V
Supply Voltage - Min
1.72 V, 2.7 V, 3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEQ512J3CAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 1 Device Overview MC9S12XE-Family
1.2.3.43
PK3-PK0 are general-purpose input or output pins. In MCU expanded modes of operation, these pins
provide the expanded address ADDR[19:16] for the external bus and carry instruction pipe information.
1.2.3.44
PL7 is a general-purpose input or output pin. It can be configured as the transmit pin TXD of serial
communication interface 7 (SCI7).
1.2.3.45
PL6 is a general-purpose input or output pin. It can be configured as the receive pin RXD of serial
communication interface 7 (SCI7).
1.2.3.46
PL5 is a general-purpose input or output pin. It can be configured as the transmit pin TXD of serial
communication interface 6 (SCI6).
1.2.3.47
PL4 is a general-purpose input or output pin. It can be configured as the receive pin RXD of serial
communication interface 6 (SCI6).
1.2.3.48
PL3 is a general-purpose input or output pin. It can be configured as the transmit pin TXD of serial
communication interface 5 (SCI5).
1.2.3.49
PL2 is a general-purpose input or output pin. It can be configured as the receive pin RXD of serial
communication interface 5 (SCI5).
1.2.3.50
PL1 is a general-purpose input or output pin. It can be configured as the transmit pin TXD of serial
communication interface 4 (SCI4).
1.2.3.51
PL0 is a general-purpose input or output pin. It can be configured as the receive pin RXD of serial
communication interface 4 (SCI4).
68
PK[3:0] / ADDR[19:16] / IQSTAT[3:0] — Port K I/O Pins [3:0]
PL7 / TXD7 — Port L I/O Pin 7
PL6 / RXD7 — Port L I/O Pin 6
PL5 / TXD6 — Port L I/O Pin 5
PL4 / RXD6 — Port L I/O Pin 4
PL3 / TXD5 — Port L I/O Pin 3
PL2 / RXD5 — Port L I/O Pin 2
PL1 / TXD4 — Port L I/O Pin 1
PL0 / RXD4 — Port L I/O Pin 0
MC9S12XE-Family Reference Manual Rev. 1.25
Freescale Semiconductor

Related parts for S912XEQ512J3CAGR