MC56F8035VLD Freescale Semiconductor, MC56F8035VLD Datasheet - Page 77

no-image

MC56F8035VLD

Manufacturer Part Number
MC56F8035VLD
Description
Digital Signal Processors & Controllers - DSP, DSC 16 BIT DSPHC 64KB
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC56F8035VLD

Rohs
yes
Core
56800E
Data Bus Width
16 bit
Program Memory Size
64 KB
Data Ram Size
8 KB
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
35
Number Of Timers
3
Device Million Instructions Per Second
32 MIPs
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 105 C
Package / Case
LQFP-44
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLDR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
5.6.18
5.6.18.1
These register bit values represent the pending IRQs for interrupt vector numbers 49 through 63.
Ascending IRQ numbers correspond to ascending bit locations.
5.6.19
5.6.19.1
This read-only bit reflects the state of the interrupt to the 56800E core.
5.6.19.2
These read-only bits reflect the state of the new interrupt priority level bits being presented to the 56800E
core. These bits indicate the priority level needed for a new IRQ to interrupt the current interrupt being
sent to the 56800E core. This field is only updated when the 56800E core jumps to a new interrupt service
routine.
Note:
Freescale Semiconductor
$Base + $16
Base + $11
0 = IRQ pending for this vector number
1 = No IRQ pending for this vector number
0 = No interrupt is being sent to the 56800E core
1 = An interrupt is being sent to the 56800E core
00 = Required nested exception priority levels are 0, 1, 2, or 3
01 = Required nested exception priority levels are 1, 2, or 3
10 = Required nested exception priority levels are 2 or 3
11 = Required nested exception priority level is 3
RESET
RESET
Write
Write
Read
Read
IRQ Pending Register 3 (IRQP3)
Interrupt Control Register (ICTRL)
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
IRQ Pending (PENDING)—Bits 63–49
Interrupt (INT)—Bit 15
Interrupt Priority Level (IPIC)—Bits 14–13
INT
15
15
1
0
14
14
1
0
Figure 5-21 Interrupt Control Register (ICTRL)
IPIC
Figure 5-20 IRQ Pending Register 3 (IRQP3)
13
13
1
0
12
12
1
0
56F8035/56F8025 Data Sheet, Rev. 6
11
11
1
0
10
10
1
0
VAB
9
1
9
0
PENDING[63:49]
8
1
8
0
7
7
1
0
6
6
1
0
INT_
DIS
5
1
5
0
4
4
1
1
1
3
3
1
1
1
2
1
2
1
1
Register Descriptions
1
1
1
0
0
0
0
1
0
0
77

Related parts for MC56F8035VLD