MC56F8035VLD Freescale Semiconductor, MC56F8035VLD Datasheet - Page 112

no-image

MC56F8035VLD

Manufacturer Part Number
MC56F8035VLD
Description
Digital Signal Processors & Controllers - DSP, DSC 16 BIT DSPHC 64KB
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC56F8035VLD

Rohs
yes
Core
56800E
Data Bus Width
16 bit
Program Memory Size
64 KB
Data Ram Size
8 KB
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
35
Number Of Timers
3
Device Million Instructions Per Second
32 MIPs
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 105 C
Package / Case
LQFP-44
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLDR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.8 Interrupts
The SIM generates no interrupts.
Part 7 Security Features
The 56F8025 offers security features intended to prevent unauthorized users from reading the contents of
the flash memory (FM) array. The 56F8025’s flash security consists of several hardware interlocks that
prevent unauthorized users from gaining access to the flash array.
After flash security is set, an authorized user is still able to access on-chip memory if a user-defined
software subroutine, which reads and transfers the contents of internal memory via serial communication
peripherals, is included in the application software.
7.1 Operation with Security Enabled
After the user has programmed flash with the application code, the 56F8025 can be secured by
programming the security word $0002 into program memory location $00 7FF7. This non-volatile word
will keep the device secured through reset and through power-down of the device. Refer to the flash
memory chapter in the 56F802x and 56F803x Peripheral Reference Manual for the details. When flash
112
SYS_CLK_DIV2
CKGEN_RST
2X SYS_CLK
SYS_CLK_D
MSTR_OSC
PERIP_RST
CORE_RST
SYS_CLK
RST
Maximum Delay = 64 OSC_CLK cycles for POR reset extension and 32 OSC_CLK cycles
Figure 6-29 Timing Relationships of Reset Signal to Clocks
Switch on falling OSC_CLK
96 MSTR_OSC cycles
56F8035/56F8025 Data Sheet, Rev. 6
32 SYS_CLK cycles delay
for Combined reset extension
Switch on falling SYS_CLK
Switch on falling SYS_CLK
32 SYS_CLK cycles delay
Freescale Semiconductor

Related parts for MC56F8035VLD