HD6433935 Hitachi, HD6433935 Datasheet - Page 335

no-image

HD6433935

Manufacturer Part Number
HD6433935
Description
8-Bit MICROCONTROLLER
Manufacturer
Hitachi
Datasheet
11.3.3
A/D converter operation modes are shown in table 11-3.
Table 11-3 A/D Converter Operation Modes
Operation
Mode
AMR
ADSR
ADRRH
ADRRL
Note:
11.4
When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2
(IRR2) is set to 1.
A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt
enable register 2 (IENR2).
For further details see 3.3, Interrupts.
11.5
An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as
the analog input channel. Figure 11-3 shows the operation timing.
1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN1 the analog
2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is
3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
4. The A/D interrupt handling routine starts.
5. The A/D conversion result is read and processed.
input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is
started by setting bit ADSF to 1.
stored is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D
converter goes to the idle state.
*
A/D Converter Operation Modes
Interrupts
Typical Use
Undefined in a power-on reset.
Reset
Reset
Reset
Held*
Held*
Active
Functions Functions Held
Functions Functions Held
Functions Functions Held
Functions Functions Held
Sleep
Watch
Subactive
Held
Held
Held
Held
Subsleep
Held
Held
Held
Held
Standby
Held
Held
Held
Held
Module
Standby
Held
Held
Held
Held
323

Related parts for HD6433935