W9751G6KB WINBOND [Winbond], W9751G6KB Datasheet - Page 61

no-image

W9751G6KB

Manufacturer Part Number
W9751G6KB
Description
8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W9751G6KB-18
Manufacturer:
WINBOND
Quantity:
7 600
Part Number:
W9751G6KB-18
Manufacturer:
Winbond
Quantity:
9 680
Company:
Part Number:
W9751G6KB-18
Quantity:
245
Company:
Part Number:
W9751G6KB-18
Quantity:
20 000
Part Number:
W9751G6KB-25
Manufacturer:
ISSI
Quantity:
3 140
Part Number:
W9751G6KB-25
Manufacturer:
Winbond Electronics
Quantity:
10 000
Part Number:
W9751G6KB-25
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W9751G6KB-25
Quantity:
98
Company:
Part Number:
W9751G6KB-25
Quantity:
20
Company:
Part Number:
W9751G6KB-25
Quantity:
203
45. Slew Rate Measurement Levels:
a) Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for single ended
b) Input slew rate for single ended signals is measured from VREF(dc) to VIH(ac),min for rising edges and from VREF(dc) to
c) V
46. DDR2 SDRAM output slew rate test load:
Output slew rate is characterized under the test conditions as shown in below figure.
47. Differential data strobe:
DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of the EMRS
“Enable DQS” mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2
SDRAM pin timings are measured is mode dependent. In single ended mode, timing relationships are measured relative to the
rising or falling edges of DQS crossing at V
cross point of DQS and its complement, DQS . This distinction in timing methods is guaranteed by design and characterization.
Note that when differential data strobe mode is disabled via the EMRS, the complementary pin, DQS , must be tied externally
to VSS through a 20 Ω to 10 kΩ resistor to insure proper operation.
VDDQ
DUT
signals.
For differential signals (e.g. DQS - DQS ) output slew rate is measured between DQS - DQS = - 500 mV and DQS - DQS
= + 500 mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
VIL(ac),max for falling edges.
For differential signals (e.g. CLK - CLK ) slew rate for rising edges is measured from CLK - CLK = - 250 mV to CLK -
and DQS for differential strobe.
CLK = + 500 mV (+ 250 mV to - 500 mV for falling edges).
ID
is the magnitude of the difference between the input voltage on CLK and the input voltage on CLK , or between DQS
DQS, DQS
Output slew rate test load
DQ
Output
Test point
25Ω
REF
. In differential mode, these timing relationships are measured relative to the
VTT = VDDQ/2
- 61 -
Publication Release Date: Dec. 09, 2011
W9751G6KB
Revision A01

Related parts for W9751G6KB