W9751G6KB WINBOND [Winbond], W9751G6KB Datasheet - Page 45
![no-image](/images/no-image-200.jpg)
W9751G6KB
Manufacturer Part Number
W9751G6KB
Description
8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
Manufacturer
WINBOND [Winbond]
Datasheet
1.W9751G6KB.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
W9751G6KB-18
Manufacturer:
WINBOND
Quantity:
7 600
Company:
Part Number:
W9751G6KB-18
Manufacturer:
Winbond
Quantity:
9 680
Company:
Part Number:
W9751G6KB-25
Manufacturer:
ISSI
Quantity:
3 140
Company:
Part Number:
W9751G6KB-25
Manufacturer:
Winbond Electronics
Quantity:
10 000
Part Number:
W9751G6KB-25
Manufacturer:
WINBOND/华邦
Quantity:
20 000
9.11.2 AC Characteristics and Operating Condition for -25/25I/-3 speed grade
Notes: 1-3 and 45-47 apply to the entire table
t
t
t
t
t
t
IS (base)
IH (base)
CK(avg)
CH(avg)
t
t
t
CL(avg)
DQSCK
t
t
SYM.
t
t
DQSQ
t
IS (ref)
IH (ref)
t
t
t
t
DQSS
DQSH
t
t
t
t
t
t
DQSL
t
t
REFI
t
WTR
RCD
CCD
RRD
FAW
t
t
RAS
RFC
t
CKE
RTP
DSS
DSH
DAL
IPW
WR
RP
RC
AC
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Auto Refresh to Active/Auto Refresh command
period
Average periodic
refresh Interval
Average clock period
Average clock high pulse width
Average clock low pulse width
DQ output access time from CLK/ CLK
DQS output access time from CLK / CLK
DQS-DQ skew for DQS & associated DQ signals
CKE minimum high and low pulse width
Active to active command period for 2KB page
size
Four Activate Window for 2KB page size
Write recovery time
Auto-precharge write recovery + precharge time WR + tn
Internal Write to Read command delay
Internal Read to Precharge command delay
Address and control input setup time
Address and control input hold time
Address and control input setup time
Address and control input hold time
Address and control input pulse width for each
input
DQS latching rising transitions to associated
clock edges
DQS falling edge to CLK setup time
DQS falling edge hold time from CLK
DQS input high pulse width
DQS input low pulse width
CAS to CAS command delay
Bin(CL-t
SPEED GRADE
PARAMETER
RCD
-40°C
85°C
t
t
t
t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
-t
<
≤
RP)
T
T
CASE
CASE
@ CL=3
@ CL=4
@ CL=5
@ CL=6
≤
≤
95°C
85°C
- 45 -
MIN.
-0.25
-400
-350
12.5
12.5
57.5
3.75
0.48
0.48
0.35
0.35
10
45
15
105
175
250
375
375
2.5
2.5
7.5
7.5
0.6
0.2
0.2
3
45
2
5
5-5-5/6-6-6
DDR2-800
(-25/25I)
RP
70000
MAX.
0.52
0.52
0.25
400
350
200
7.8
3.9
8
8
8
8
Publication Release Date: Dec. 09, 2011
WR + tn
MIN.
-0.25
3.75
0.48
0.48
-450
-400
0.35
0.35
105
10
50
15
200
275
400
400
7.5
7.5
0.6
0.2
0.2
15
15
60
45
3
2
5
3
DDR2-667
RP
5-5-5
(-3)
W9751G6KB
70000
MAX.
0.52
0.52
0.25
450
400
240
7.8
3.9
8
8
8
UNITS
t
t
t
t
t
t
t
t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
n
n
n
nS
nS
nS
nS
nS
μS
μS
nS
nS
nS
nS
pS
pS
pS
nS
nS
nS
nS
nS
pS
pS
pS
pS
CK
CK
CK
Revision A01
25
40,42,43
40,42,43
40,42,43
40,42,43
NOTES
10,26,
11,26,
10,26,
11,26,
30,31
30,31
30,31
30,31
30,31
30,31
4,23
8,23
9,23
4,23
5,6
23
23
23
35
35
13
23
23
24
28
28
28
5
5
7