HD64F3670 RENESAS [Renesas Technology Corp], HD64F3670 Datasheet - Page 197

no-image

HD64F3670

Manufacturer Part Number
HD64F3670
Description
Hitachi Single-Chip Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3670FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3670FPV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3670FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3670FXV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3670FXV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD64F3670FY
Quantity:
10
Part Number:
HD64F3670FYV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3670FYV
Manufacturer:
Renesas
Quantity:
101
Part Number:
HD64F3670FYV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
13.4.4
Figure 13.7 shows an example of operation for reception in asynchronous mode. In serial
reception, the SCI operates as described below.
1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs
2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is
Serial
data
RDRF
FER
LSI
operation
User
processing
internal synchronization, receives data in RSR, and checks the parity bit and stop bit.
is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an
ERI interrupt request is generated. Receive data is not transferred to RDR.
RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt
request is generated.
transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is
generated. Continuous reception is possible because the RXI interrupt routine reads the receive
data transferred to RDR before reception of the next receive data has been completed.
Figure 13.7 Example SCI3 Operation in Reception in Asynchronous Mode
Serial Data Reception
1
Start
bit
0
D0
D1
Receive
1 frame
data
(8-Bit Data, Parity, One Stop Bit)
D7
Parity
0/1
bit
RXI request
Stop
bit
1
Start
bit
0
D0
RDRF
cleared to 0
RDR data read
1 frame
D1
Receive
data
D7
Rev. 2.0, 03/02, page 173 of 298
Parity
0/1
bit
Stop
bit
0
0 stop bit
detected
Mark state
(idle state)
1
ERI request in
response to
framing error
Framing error
processing

Related parts for HD64F3670