AD9992_07 AD [Analog Devices], AD9992_07 Datasheet - Page 52
AD9992_07
Manufacturer Part Number
AD9992_07
Description
12-Bit CCD Signal Processor with Precision Timing Generator
Manufacturer
AD [Analog Devices]
Datasheet
1.AD9992_07.pdf
(92 pages)
- Current page: 52 of 92
- Download datasheet (2Mb)
AD9992
Table 23. GPO Registers
Register
GP1_PROTOCOL
GP2_PROTOCOL
GP3_PROTOCOL
GP4_PROTOCOL
GP5_PROTOCOL
GP6_PROTOCOL
GP7_PROTOCOL
GP8_PROTOCOL
MANUAL_TRIG
GP<1:8>_POL
SEL_GP<1:8>
GPO_OUTPUT_EN
GP*_USE_LUT
LUT_FOR_GP12
LUT_FOR_GP34
LUT_FOR_GP56
LUT_FOR_GP78
GP*_TOG*_FD
GP*_TOG*_LN
GP*_TOG*_PX
GPO_INT_EN
3b
3b
3b
3b
8b
8b
4b
13b
13b
13b
Length
3b
3b
3b
8b
8b
8b
8b
4b
4b
4b
1b
Range
0 to 7
0 to 7
0 to 7
0 to 7
0 to 7
0 to 7
0 to 7
0 to 7
Off/on
Low/high
Off/on
Off/on
Off/on
Logic setting
Logic setting
Logic setting
Logic setting
0 to 8191 field
0 to 8191 line
0 to 8191 pixel
Off/on
Field of activity, relative to primary and secondary counter for corresponding toggle.
Description
0: Idle.
1: No counter association, use MANUAL_TRIG bits to enable each GP signal.
2: Link to primary counter.
3: Link to secondary counter.
4: Link to mode counter (from vertical timing generation).
5: Primary repeat (allows GP signals to repeat with RapidShot).
6: Secondary repeat (allows GP signals to repeat with RapidShot).
7: Keep on.
Manual trigger for each GP signal, for use with Protocol 1.
Starting polarity for GP signals, only updated during PROTOCOL = 0.
1: Select GP toggles visible at GPO1 to GPO8 when output is enabled (default);
0: Select vertical signals visible at GPO4 to GPO8 when output is enabled.
1: Enable GPO1 to GPO8 outputs (one bit per output).
0: Disable GPO1 to GPO8 outputs, pins will be high-Z state (default).
Send GP signals through a programmable look-up table (LUT).
Desired logic to be realized on GP1 combined with GP2.
Desired logic to be realized on GP3 combined with GP4.
Desired logic to be realized on GP5 combined with GP6.
Desired logic to be realized on GP7 combined with GP8.
Example logic settings for LUT_FOR_GPxy:
Line of activity for corresponding toggle.
Pixel of activity for corresponding toggle.
When set to 1, internal signals are viewable on GPO5 to GPO8.
GPO4: SUBCK.
GPO5: XV21.
GPO6: XV22.
GPO7: XV23.
GPO8: XV24.
0x6: GPy XOR GPx (see Figure 64).
0x7: GPy NAND GPx.
0x8: GPy AND GPx.
0xE: GPy OR GPx.
GPO5: OUTCONTROL.
GPO6: HBLK.
GPO7: CLPOB.
GPO8: PBLK.
Rev. C | Page 52 of 92
Related parts for AD9992_07
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DPG2 EVAL ADAPTER FOR XILINX BOARDS
Manufacturer:
Analog Devices Inc
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Xilinx FMC Interface
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
RF Development Tools Sransceiver board for FMC evaluation kit
Manufacturer:
Analog Devices
Part Number:
Description:
Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
Analog Devices: Data Converters: DAC 8-Bit, 10 ns to 100 ns Converters Selection Table
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
Low-Power Analog Front End with DSP Microcomputer
Manufacturer:
AD [Analog Devices]
Datasheet:
Part Number:
Description:
2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
Manufacturer:
AD [Analog Devices]
Datasheet: