dspic33fj128gp204 Microchip Technology Inc., dspic33fj128gp204 Datasheet - Page 240

no-image

dspic33fj128gp204

Manufacturer Part Number
dspic33fj128gp204
Description
High-performance, 16-bit Digital Signal Controllers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dspic33fj128gp204-E/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
dspic33fj128gp204-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
dspic33fj128gp204-E/PT
Quantity:
7
Part Number:
dspic33fj128gp204-I/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
dspic33fj128gp204-I/ML
Manufacturer:
ST
0
Part Number:
dspic33fj128gp204-I/PT
Manufacturer:
MICROCHIP
Quantity:
148
Part Number:
dspic33fj128gp204-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
dspic33fj128gp204T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
REGISTER 19-26: CiTRmnCON: ECAN™ Tx/Rx BUFFER m CONTROL REGISTER
DS70292C-page 238
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1-0
Note:
Note 1: This bit is cleared when TXREQ is set.
TXENm
TXENn
R/W-0
R/W-0
The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.
See Definition for Bits 7-0, Controls Buffer n
TXENm: TX/RX Buffer Selection bit
1 = Buffer TRBn is a transmit buffer
0 = Buffer TRBn is a receive buffer
TXABTm: Message Aborted bit
1 = Message was aborted
0 = Message completed transmission successfully
TXLARBm: Message Lost Arbitration bit
1 = Message lost arbitration while being sent
0 = Message did not lose arbitration while being sent
TXERRm: Error Detected During Transmission bit
1 = A bus error occurred while the message was being sent
0 = A bus error did not occur while the message was being sent
TXREQm: Message Send Request bit
1 = Requests that a message be sent. The bit automatically clears when the message is successfully
0 = Clearing the bit to ‘0’ while set requests a message abort
RTRENm: Auto-Remote Transmit Enable bit
1 = When a remote transmit is received, TXREQ will be set
0 = When a remote transmit is received, TXREQ will be unaffected
TXmPRI<1:0>: Message Transmission Priority bits
11 = Highest message priority
10 = High intermediate message priority
01 = Low intermediate message priority
00 = Lowest message priority
TXABTm
TXABTn
sent
R-0
R-0
(m = 0,2,4,6; n = 1,3,5,7)
(1)
C = Writable bit, but only ‘0’ can be written to clear the bit
W = Writable bit
‘1’ = Bit is set
TXLARBm
TXLARBn
R-0
R-0
(1)
TXERRm
TXERRn
(1)
R-0
R-0
Preliminary
(1)
(1)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
TXREQm
TXREQn
R/W-0
R/W-0
(1)
RTRENm
RTRENn
R/W-0
R/W-0
© 2009 Microchip Technology Inc.
x = Bit is unknown
R/W-0
R/W-0
TXmPRI<1:0>
TXnPRI<1:0>
R/W-0
R/W-0
bit 8
bit 0

Related parts for dspic33fj128gp204