m58lt256jsb STMicroelectronics, m58lt256jsb Datasheet - Page 40

• Manufacturer Part Number: m58lt256jsb
• Description: 256 Mbit 16 Mb 16, Multiple Bank, Multilevel, Burst 1.8 V Supply, Secure Flash Memories
• Manufacturer: STMicroelectronics

Configuration Register
6.7
6.8
6.9
40/108
Valid clock edge bit (CR6)
The valid clock edge bit, CR6, configures the active edge of the Clock, K, during
synchronous read operations. When the valid clock edge bit is Low (set to ’0’) the falling
edge of the Clock is the active edge. When the valid clock edge bit is High (set to ’1’) the
rising edge of the Clock is the active edge.
Wrap burst bit (CR3)
The wrap burst bit, CR3, selects between wrap and no wrap. Synchronous burst reads can
be confined inside the 4 or 8-word boundary (wrap) or overcome the boundary (no wrap).
When the wrap burst bit is Low (set to ‘0’), the burst read wraps. When it is High (set to ‘1’)
the burst read does not wrap.
Burst length bits (CR2-CR0)
The burst length bits sets the number of words to be output during a synchronous burst read
operation as result of a single address latch cycle.
They can be set for 4 words, 8 words, 16 words or continuous burst, where all the words are
read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.
In continuous burst mode, in 4, 8 or 16-word no-wrap, depending on the starting address,
the device asserts the WAIT signal to indicate that a delay is necessary before the data is
output.
If the starting address is aligned to an 8-word boundary, no WAIT state is needed and the
WAIT output is not asserted. If the starting address is not aligned to an 8-word boundary,
WAIT becomes asserted when the burst sequence crosses the first 8-word boundary to
indicate that the device needs an internal delay to read the successive words in the array.
WAIT is asserted only once during a continuous burst access. See also
definition.
CR14, CR5 and CR4 are reserved for future use.
M58LT256JST, M58LT256JSB
Table 12: Burst type