m58lt256jsb STMicroelectronics, m58lt256jsb Datasheet - Page 19

no-image

m58lt256jsb

Manufacturer Part Number
m58lt256jsb
Description
256 Mbit 16 Mb 16, Multiple Bank, Multilevel, Burst 1.8 V Supply, Secure Flash Memories
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58LT256JSB
Manufacturer:
ST
0
Part Number:
m58lt256jsb8ZA6
Manufacturer:
ST
0
Part Number:
m58lt256jsb8ZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
m58lt256jsb8ZA6F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
M58LT256JST, M58LT256JSB
4.1
4.2
Read Array command
The Read Array command returns the addressed bank to read array mode.
One bus write cycle is required to issue the Read Array command. Once a bank is in read
array mode, subsequent read operations output the data from the memory array.
A Read Array command can be issued to any banks while programming or erasing in
another bank.
If the Read Array command is issued to a bank currently executing a program or erase
operation, the bank returns to read array mode. The program or erase operation continues,
however, the data output from the bank is not guaranteed until the program or erase
operation has finished. The read modes of other banks are not affected.
Read Status Register command
The device contains a Status Register that is used to monitor program or erase operations.
The Read Status Register command is used to read the contents of the Status Register for
the addressed bank.
One bus write cycle is required to issue the Read Status Register command. Once a bank is
in Read Status Register mode, subsequent read operations output the contents of the
Status Register.
The Status Register data is latched on the falling edge of the Chip Enable or Output Enable
signals. Either Chip Enable or Output Enable must be toggled to update the Status Register
data.
The Read Status Register command can be issued at any time, even during program or
erase operations. The Read Status Register command only changes the read mode of the
addressed bank. The read modes of other banks are not affected. Only asynchronous read
and single synchronous read operations should be used to read the Status Register. A Read
Array command is required to return the bank to read array mode.
See
Table 9
for the description of the Status Register bits.
Command interface
19/108

Related parts for m58lt256jsb