mc68hc908sr12 Freescale Semiconductor, Inc, mc68hc908sr12 Datasheet - Page 75

no-image

mc68hc908sr12

Manufacturer Part Number
mc68hc908sr12
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908sr12CB
Manufacturer:
TI/NSC
Quantity:
340
Part Number:
mc68hc908sr12CB
Manufacturer:
MOT
Quantity:
2 313
Part Number:
mc68hc908sr12CB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
mc68hc908sr12CB
Quantity:
1
Company:
Part Number:
mc68hc908sr12CB
Quantity:
7 840
Part Number:
mc68hc908sr12CFA
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
5.4 Configuration Register 1 (CONFIG1)
MC68HC908SR12•MC68HC08SR12 — Rev. 5.0
Freescale Semiconductor Configuration and Mask Option Registers (CONFIG & MOR)
NOTE:
Address:
The options except LVI5OR3 are one-time writable by the user after
each reset. The LVI5OR3 bit is one-time writable by the user only after
each POR (power-on reset). The CONFIG registers are not in the
FLASH memory but are special registers containing one-time writable
latches after each reset. Upon a reset, the CONFIG registers default to
predetermined settings as shown in
The mask option register (MOR) is used for selecting one of the three
clock options for the MCU. The MOR is a byte located in FLASH
memory, and is written to by a FLASH programming routine.
COPRS — COP Rate Select
LVISTOP — LVI Enable in Stop Mode
Reset:
Read:
Write:
COPRS selects the COP time-out period. Reset clears COPRS. (See
Section 21. Computer Operating Properly
When the LVIPWRD bit is clear, setting the LVISTOP bit enables the
LVI to operate during stop mode. Reset clears LVISTOP. (See
Section 22. Low-Voltage Inhibit
1 = COP time out period = 2
0 = COP time out period = 2
1 = LVI enabled during stop mode
0 = LVI disabled during stop mode
* Reset by POR only.
COPRS
$001F
Bit 7
Figure 5-2. Configuration Register 1 (CONFIG1)
0
LVISTOP LVIRSTD LVIPWRD LVI5OR3
6
0
Configuration and Mask Option Registers (CONFIG & MOR)
5
0
13
18
4
0
Figure 5-2
– 2
– 2
(LVI).)
4
4
Configuration Register 1 (CONFIG1)
ICLK cycles
ICLK cycles
0*
3
and
(COP).)
SSREC
2
0
Figure
STOP
1
0
5-3.
Data Sheet
COPD
Bit 0
0
75

Related parts for mc68hc908sr12