adsp-21532 ETC-unknow, adsp-21532 Datasheet
adsp-21532
Related parts for adsp-21532
adsp-21532 Summary of contents
Page 1
... Bytes of Instruction SRAM 32K Bytes of Instruction ROM 32K Bytes of Data SRAM/Cache 4K Bytes of Scratchpad SRAM Memory DMA Controller Memory Management Unit Providing Memory Protection ADSP-21532 BLACKFIN DSP BLOCK DIAGRAM JTAG TEST AND EMULATION VOLTAGE ARCHITE CTURE RE GULATOR INTERFACE UNIT REV. PrA This information applies to a product under development ...
Page 2
... ADSP-21532 Blackfin DSP . GENERAL DESCRIPTION The ADSP-21532 is a member of the Blackfin DSP family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin DSPs combine a dual- MAC state-of-the-art DSP engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture ...
Page 3
... The Blackfin DSP assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C- compiler, resulting in fast and efficient software implementations. ADSP-21532 SEQ UEN CER ALI ECO FFE R ...
Page 4
... PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at 800-262-5643 ADSP-21532 Memory Architecture The ADSP-21532 views memory as a single unified 4G byte address space, using 32-bit addresses. All resources including internal memory, external memory, and I/O control registers occupy separate sections of this common address space ...
Page 5
... When an event is triggered, the state of the processor is saved on the supervisor stack. The ADSP-21532 Event Controller consists of two stages, the Core Event Controller (CEC) and the System Interrupt Controller (SIC). The Core Event Controller works with the System Interrupt Controller to prioritize and control all system events ...
Page 6
... PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at 800-262-5643 ADSP-21532 Event Control The ADSP-21532 provides the user with a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each register is 16 bits wide: • ...
Page 7
... SCLK Timers There are four general-purpose programmable timer units in the ADSP-21532. Three timers have an external pin that can be configured either as a Pulse Width Modulator (PWM) or timer output input to clock the timer mechanism for measuring pulse widths of external events. These timers can be synchronized to an external clock input or to each other ...
Page 8
... H.100, H.110, MVIP-90, and HMVIP standards. Serial Peripheral Interface (SPI) Port The ADSP-21532 has an SPI-compatible port that enables the processor to communicate with multiple SPI-compati- ble devices. The SPI interface uses three pins for transferring data: two ...
Page 9
... In addition, the Dynamic Power Management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. Control of clocking to each of the ADSP-21532 peripherals also reduces power consumption. See the power settings for each mode. ADSP-21532 ...
Page 10
... The use of multiple power domains maximizes flexibility, while maintaining compli- ance with industry standards and conventions. By isolating the internal logic of the ADSP-21532 into its own power domain, separate from the RTC and other I/O, the processor can take advantage of Dynamic Power Management, without affecting the RTC or other I/O devices ...
Page 11
... VREF Figure 5. Voltage Regulator Circuit Clock Signals The ADSP-21532 can be clocked by an external crystal circuit, a sine wave input buffered, shaped clock derived from an external clock oscillator. This external clock connects to the DSP's CLKIN pin. CLKIN input cannot be halted, changed, or operated below the specified frequency during normal operation ...
Page 12
... Code density enhancements, which include intermixing of 16- and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits. Development Tools The ADSP-21532 is supported with a complete set of TM CROSSCORE software and hardware development tools, including Analog Devices’ emulators and the Visual- DSP++® ...
Page 13
... VDK. Analog Devices’ DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-21532 to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks ...
Page 14
... Blackfin DSP Family core architecture and instruction set, see the Analog Devices’ website. TCK PIN DESCRIPTIONS TRST ADSP-21532 pin definitions are listed in following pins are asynchronous: ARDY, PF15–0, NMI, TDI TRST, RESET, CLKIN, XTAL. Unused inputs should be tied or pulled to V ...
Page 15
... BMODE2–0 I Boot Mode Strap Voltage Regulator VDDCRTL O External FET/BJT Drive VREFFLT I Voltage Reference Filter Supplies V P I/O Power Supply DDEXT (3.3 V nominal Internal Power Supply DDINT (regulated from 2. 3 Real Time Clock Power DDRTC Supply (3.3 V Nominal) GND G External Ground ADSP-21532 15 ...
Page 16
... CENTER DIMENSIONS ARE NOMINAL. Table 9. Part Number Case Temperature Range ADSP-21532SKCA-300 –25ºC to 105ºC This information applies to a product under development. Its characteristics and specifications are subject to change with- 16 out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. ...