dac1205d750 NXP Semiconductors, dac1205d750 Datasheet - Page 20

no-image

dac1205d750

Manufacturer Part Number
dac1205d750
Description
Dac1205d750 Dual 12-bit Dac, Up To 750 Msps; 4? And 8? Interpolating
Manufacturer
NXP Semiconductors
Datasheet
NXP Semiconductors
DAC1205D750
Product data sheet
Table 21.
Table 22.
Default settings are shown highlighted.
Table 23.
Table 24.
Table 25.
Default settings are shown highlighted.
Bit
7 to 6 DAC_A_GAIN_
5 to 0 DAC_A_
Bit
7
6
5 to 1 DAC_B_OFFSET[4:0]
Bit
7 to 6 DAC_B_GAIN_
Bit
7 to 6 DAC_B_GAIN_
5 to 0 DAC_B_
Bit
7 to 2 -
1
5 to 0 DAC_B_GAIN_
0
MINUS_3DB
Symbol
NOISE_SHPER
Symbol
COARSE[3:2]
OFFSET[10:5]
Symbol
DAC_B_PD
DAC_B_SLEEP
Symbol
COARSE[1:0]
FINE[5:0]
Symbol
COARSE[3:2]
OFFSET[10:5]
DAC_A_Cfg_3 register (address 0Bh) bit description
DAC_B_Cfg_1 register (address 0Ch) bit description
DAC_B_Cfg_2 register (address 0Dh) bit description
DAC_B_Cfg_3 register (address 0Eh) bit description
DAC_Cfg register (address 0Fh) bit description
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 10 September 2010
Dual 12-bit DAC, up to 750 Msps; 4× and 8× interpolating
Access Value
R/W
R/W
Access Value Description
R/W
R/W
Access Value Description
R/W
R/W
Access Value Description
R/W
R/W
R/W
Access Value
-
R/W
R/W
-
-
-
-
-
-
0
1
0
1
-
-
0
1
0
1
less significant 2 bits for the DAC B gain setting
for coarse adjustment
the 6 bits for the DAC B gain setting for fine
adjustment
most significant 2 bits for the DAC B gain
setting for coarse adjustment
most significant 6 bits for the DAC B offset
DAC B power
DAC B Sleep mode
lower 5bits for the DAC B offset
Description
most significant 2 bits for the DAC A gain
setting for coarse adjustment
most significant 6 bits for the DAC A offset
NCO gain
noise shaper
on
off
disabled
enabled
Description
reserved
unity
−3 dB
disabled
enabled
DAC1205D750
© NXP B.V. 2010. All rights reserved.
20 of 42

Related parts for dac1205d750