upd78f0114m6gb-8es Renesas Electronics Corporation., upd78f0114m6gb-8es Datasheet - Page 357

no-image

upd78f0114m6gb-8es

Manufacturer Part Number
upd78f0114m6gb-8es
Description
8-bit Single-chip Microcontrollers
Manufacturer
Renesas Electronics Corporation.
Datasheet
19.1 Functions of Clock Monitor
when the X1 input clock is stopped.
to 1. For details of RESF, refer to CHAPTER 18 RESET FUNCTION.
19.2 Configuration of Clock Monitor
Control register
The clock monitor samples the X1 input clock using the on-chip Ring-OSC, and generates an internal reset signal
When a reset signal is generated by the clock monitor, bit 1 (CLMRF) of the reset control flag register (RESF) is set
The clock monitor automatically stops under the following conditions.
• Reset is released and during the oscillation stabilization time
• In STOP mode and during the oscillation stabilization time
• When the X1 input clock is stopped by software (MSTOP = 1 or MCC = 1) and during the oscillation stabilization
• When the Ring-OSC clock is stopped
Remark MSTOP: Bit 7 of main OSC control register (MOC)
Clock monitor includes the following hardware.
Remark MCC:
time
Item
X1 oscillation stabilization status
MCC:
MSTOP: Bit 7 of main OSC control register (MOC)
OSTC:
X1 oscillation control signal
Clock monitor mode register (CLM)
Bit 7 of processor clock control register (PCC)
Bit 7 of processor clock control register (PCC)
Oscillation stabilization time counter status register (OSTC)
(OSTC overflow)
(MCC, MSTOP)
Figure 19-1. Block Diagram of Clock Monitor
Table 19-1. Configuration of Clock Monitor
CHAPTER 19 CLOCK MONITOR
User’s Manual U16227EJ3V0UD
Ring-OSC clock
Operation mode
Internal bus
X1 input clock
controller
CLME
Clock monitor
mode register (CLM)
Configuration
monitor circuit
X1 oscillation
Internal reset
signal
357

Related parts for upd78f0114m6gb-8es