LM3S301 Luminary Micro, Inc, LM3S301 Datasheet - Page 50

no-image

LM3S301

Manufacturer Part Number
LM3S301
Description
Lm3s301 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S301-EQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-EQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-IGZ20-C2
Manufacturer:
TI
Quantity:
30
Company:
Part Number:
LM3S301-IGZ20-C2
Quantity:
988
Part Number:
LM3S301-IQN20-C2
Manufacturer:
SL
Quantity:
645
Part Number:
LM3S301-IQN20-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S301-IQN20-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
System Control
6
6.1
6.1.1
6.1.2
6.1.2.1
6.1.2.2
50
System Control
System control determines the overall operation of the device. It provides information about the
device, controls the clocking of the device and individual peripherals, and handles reset detection
and reporting.
Functional Description
The System Control module provides the following capabilities:
Device Identification
Seven read-only registers provide software with information on the microcontroller, such as
version, part number, SRAM size, Flash size, and other features. See the DID0, DID1 and
DC0-DC4 registers starting on page 58.
Reset Control
This section discusses aspects of hardware functions during reset as well as system software
requirements following the reset sequence.
Reset Sources
The controller has six sources of reset:
1.
2.
3.
4.
5.
6.
After a reset, the Reset Cause (RESC) register (see page 78) is set with the reset cause. The bits
in this register are sticky and maintain their state across multiple reset sequences, except when an
external reset is the cause, and then all the other bits in the RESC register are cleared.
Note:
RST Pin Assertion
The external reset pin (RST) resets the controller. This resets the core and all the peripherals
except the JTAG TAP controller (see “JTAG Interface” on page 40). The external reset sequence is
as follows:
1.
2.
Device identification, see page 50
Local control, such as reset (see page 50), power (see page 53) and clock control (see
page 53)
System control (Run, Sleep, and Deep-Sleep modes), see page 55
External reset input pin (RST) assertion, see page 50.
Power-on reset (POR), see page 51.
Internal brown-out (BOR) detector, see page 51.
Software-initiated reset (with the software reset registers), see page 52.
A watchdog timer reset condition violation, see page 52.
Internal linear drop-out (LDO) regulator output, see page 53.
The external reset pin (RST) is asserted and then de-asserted.
After RST is de-assserted, the main crystal oscillator must be allowed to settle and there is an
internal main oscillator counter that takes from 15-30 ms to account for this. During this time,
internal reset to the rest of the controller is held active.
The main oscillator is used for external resets and power-on resets; the internal oscillator
is used during the internal process by internal reset and clock verification circuitry.
Preliminary
July 5, 2006

Related parts for LM3S301