IDT88P8344 Integrated Device Technology, IDT88P8344 Datasheet - Page 13

• Manufacturer Part Number: IDT88P8344
• Description: Spi Exchange 4 X Spi-3 To Spi-4 Issue 1.0
• Manufacturer: Integrated Device Technology

3 interfaces, one SPI-4 interface, a serial or parallel microprocessor interface,
a JTAG interface, and a set of GPIO pins. Each of the interfaces is defined in the
relevant standard.
supported from the relevant standards, and a description of additional features
implemented to enhance the usability of these interfaces for the system architect.
3.1 SPI-3
of the implementation agreement.
configurable
SPI-3 implementation features
instantiations per device.
3.1.1 SPI-3 ingress
instantiations per device.
Backpressure enable
accept data
leading to fragments being discarded.
Minimum packet length
short packet counter.
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
The external interfaces provided on the IDT88P8344 device are four SPI-
The following information contains a set of the highlights of the features
Refer to OIF SPI-3 document (see 13.Glossary for a reference) for full details
- Four instantiations of SPI-3 interface; each interface independently
- Device supports a 8-bit and 32-bit data bus structure.
- Clock rate is minimum 19.44 to maximum 133 MHz
- Link, single port PHY, and single device multi port PHY modes supported
- Byte level and packet level transfer control mechanisms supported
- Address range 0 to 255 with support for 64 simultaneously active logical ports
- Fragment length (section) configurable from 16 to 256 bytes in 16 byte
- Configurable standard and non-standard bit ordering
The following are implemented per SPI-3 interface, and there are four
- Link / PHY layer device
- Packet / byte level FIFO status information
- Physical port enable
- Width of data bus (32 bit or 8 bit)
- Parity selection (odd or even)
- Enable parity check
The following are implemented per SPI-3 interface, and there are 4
- SPI-3 LP to Link Identifier (LID) map
- 256 entries, one per SPI-3 LP address
- LP enable control
- Only 64 of these entries are to be in the active state simultaneously
- Link mode only
- Enables the assertion of the I_ENB when at least one active LID can not
- If not enabled, the I_ENB signal will never be asserted in Link mode, possibly
- Packets shorter than the minimum length will be optionally counted in the
- Range 0 – 255 in 1 byte increments
multiples


Four DTPA signals supported, mapped to LP addresses 0 – 3, for STPA
in byte-level mode
Eight ADR signals supported for PTPA in packet-level mode
13
Maximum packet length
long packet counter.
Backpressure threshold
triggered for the LP
SPI-3 ingress interface
3 port. Each of those data streams is identified by a SPI-3 logical port ( LP ). Data
from a transfer on a SPI-3 logical port and the associated descriptor fields are
synchronized to the configurable internal buffer segment pool.
Normal operation
SPI-3 ingress interface errors
combination or sequence on the SPI-3 interface. The SPI Exchange detects for
incorrect SOP / EOP sequences on a logical port. The following sequences are
detected:
SOP sequence event or SPI-3 illegal EOP sequence even generated. The
event is associated to the physical port. The event is directed towards the PMON
& DIAG module.
cycle period. The result of this process is reported in the I_FCLK_AV flag in the
Table 52 SPI-3 ingress fill level register (Block_base 0x0200 + Register_offset
0x02).
generates a maskable SPI-3 ingress clock unavailable interrupt indication,
SPI3_ICLK_UN, in Table 62-Non LID associated interrupt indication register
(Block_Base 0x0C00 + Register_offset 0x0C).








- Packets longer than the maximum length will be optionally counted in the
- Range 0 – 16,383 in 1 byte increments
- Number of free segments allocated below which backpressure will be
Multiple independent data streams can be transmitted over the physical SPI-
Refer to [13. Glossary] for details about the SPI-3 interface.
Given an I_FCLK within specification, the SPI-3 will not dead lock due to any
Successive SOP ( SOP- SOP sequence rather than SOP –EOP –SOP-EOP )
Successive EOP ( EOP- EOP sequence rather than SOP –EOP –SOP-EOP )
Detection of an illegal sequence results in the generation of an SPI-3 illegal
A clock available process detects a positive I_FCLK within a 64 MCLK clock
A status change from the clock available status to the clock not available status
A SPI-3 interface ( a physical port ) is enabled by the SPI-3_ENABLE flag
in the SPI-3 configuration register. A disabled interface tri-states all output
pins and does not respond to any input signals.
The interface is configured in PHY or Link layer mode by the LINK flag
in the SPI-3 general configuration register.
The interface supports a SPI-3 logical port number range [0..255], note that
at most 64 logical ports can be configured.
The SPI-3 interface supports data transport over either a 32 bit data
interface or over one single 8 bit interface (data[7:0] ) only. The selection
is defined by the BUSWIDTH flag in the SPI-3 general configuration register.
The SPI-3 interface is configured in byte mode or packet mode by the
PACKET flag in the SPI-3 general configuration register.
The SPI-3 interface supports over-clocking.
Parity checking over data[31:0] is enabled by the PARITY_EN flag in the
Table 50, SPI-3 general configuration register (register_offset=0x00). The
parity type is defined by the EVEN_PARITY flag. Parity check results over
the in-band port address and the data of a transfer are forwarded towards
the packet fragment processor.
SPI Exchange supports zero clock interval spacing between transfers.
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006