HFC-Smini Cologne Chip AG, HFC-Smini Datasheet - Page 53

• Manufacturer Part Number: HFC-Smini
• Manufacturer: Cologne Chip AG

863 C ]Y^Y
6.1.4 Register write access in de-multiplexed Intel mode (mode 3)
Timing diagram 4: Register write access in de-multiplexed Intel mode (mode 3)
SYMBOL
t
t
t
t
t
t
SA
SAH
WR
WRDSU
WRDH
CYCLE
*
If the same register as in the last register read/write access is accessed the register address write is
not required.
hint!
Address to /WR Low Setup Time
Address Hold Time after /WR High
Write Time
Write Data Setup Time to /WR High
Write Data Hold Time from /WR High
End of Write Data Cycle to Start of Next Read/Write Data Cycle
Time
CHARACTERISTICS
6x t
MIN.
20ns
20ns
50ns
30ns
10ns
CLKI
Cologne
Chip
MAX.
–
–
–