IDT82P2288 Integrated Device Technology, Inc., IDT82P2288 Datasheet - Page 17

• Manufacturer Part Number: IDT82P2288
• Description: 8 Channel T1/J1/E1 Transceiver
• Manufacturer: Integrated Device Technology, Inc.

IDT82P2288
Pin Description
TSIG[1] / MTSIGA[1]
TSIG[2] / MTSIGB[1]
TSIG[5] / MTSIGA[2]
TSIG[6] / MTSIGB[2]
TSD[1] / MTSDA[1]
TSD[2] / MTSDB[1]
TSD[5] / MTSDA[2]
TSD[6] / MTSDB[2]
TSFS[1] / MTSFS
TSFS[2]
TSFS[3]
TSFS[4]
TSFS[5]
TSFS[6]
TSFS[7]
TSFS[8]
TSIG[3]
TSIG[4]
TSIG[7]
TSIG[8]
TSD[3]
TSD[4]
TSD[7]
TSD[8]
Name
Output / Input
Type
Input
Input
Pin No.
G2
G4
E2
E4
D2
C2
G3
E1
E3
D1
C1
B1
K4
K2
H1
H3
G1
F2
F4
F1
F3
L2
J4
J2
TSD[1:8]: Transmit Side System Data for Link 1 ~ 8
The data stream from the system side is input on these pins.
In Transmit Clock Master mode, the TSDn pins are sampled on the active edge of the corresponding TSCKn.
In Transmit Clock Slave mode, selected by the TSLVCK bit (b1, T1/J1-010H / b1, E1-010H), the TSDn pins are sam-
pled on the active edge of the corresponding TSCKn or all eight TSDn pins are sampled on the active edge of
TSCK[1].
MTSDA[1:2] / MTSDB[1:2]: Multiplexed Transmit Side System Data A / B for Link 1 ~ 8
In Transmit Multiplexed mode, selected by the MTSDA bit (b2, T1/J1-010H / b2, E1-010H), the MTSDA[1:2] pins or
the MTSDB[1:2] pins are used to input the data stream. Using a byte-interleaved multiplexing scheme, the
MTSDA[1]/MTSDB[1] pins input the data for Link 1 to Link 4, while the MTSDA[2]/MTSDB[2] pins input the data for
Link 5 to Link 8. The data on the MTSDA[1:2]/MTSDB[1:2] pins are sampled on the active edge of MTSCK.
TSD[1:8]/MTSDA[1:2]/MTSDB[1:2] are Schmitt-triggered inputs.
TSIG[1:8]: Transmit Side System Signaling for Link 1 ~ 8
The signaling bits are input on these pins. They are located in the lower nibble (b5 ~ b8) and are channel/timeslot-
aligned with the data input on the corresponding TSDn pin.
In Transmit Clock Master mode, TSIGn is sampled on the active edge of the corresponding TSCKn.
In Transmit Clock Slave mode, selected by the TSLVCK bit (b1, T1/J1-010H / b1, E1-010H), TSIGn is sampled on
the active edge of the corresponding TSCKn or all eight TSIGn are updated on the active edge of TSCK[1].
MTSIGA[1:2] / MTSIGB[1:2]: Multiplexed Transmit Side System Signaling A / B for Link 1 ~ 8
In Transmit Multiplexed mode, selected by the MTSDA bit (b2, T1/J1-010H / b2, E1-010H), the MTSIGA[1:2] pins or
the MTSIGB[1:2] pins are used to input the signaling bits. The signaling bits are located in the lower nibble (b5 ~ b8)
and are channel/timeslot-aligned with the data input on the corresponding MTSDA[1:2]/MTSDB[1:2] pins. Using the
byte-interleaved multiplexing scheme, the MTSIGA[1]/MTSIGB[1] pins input the signaling bits for Link 1 to Link 4,
while the MTSIGA[2]/MTSIGB[2] pins input the signaling bits for Link 5 to Link 8. The signaling bits on the
MTSIGA[1:2]/MTSIGB[1:2] pins are sampled on the active edge of MTSCK.
TSIG[1:8]/MTSIGA[1:2]/MTSIGB[1:2] are Schmitt-triggered inputs.
TSFS[1:8]: Transmit Side System Frame Pulse for Link 1 ~ 8
In T1/J1 Transmit Clock Master mode, TSFSn outputs the pulse to indicate each F-bit or the first F-bit of every SF/
ESF/T1 DM/SLC-96 multi-frame.
In T1/J1 Transmit Clock Slave mode, TSFSn inputs the pulse to indicate each F-bit or the first F-bit of every SF/ESF/
T1 DM/SLC-96 multi-frame.
In E1 Transmit Clock Master mode, TSFSn outputs the pulse to indicate the Basic frame, CRC Multi-frame and/or
Signaling Multi-frame.
In E1 Transmit Clock Slave mode, TSFSn inputs the pulse to indicate the Basic frame, CRC Multi-frame and/or Sig-
naling Multi-frame.
TSFSn is updated/sampled on the active edge of the corresponding TSCKn. The active polarity of TSFSn is
selected by the FSINV bit (b1, T1/J1-042H,... / b1, E1-042H,...).
MTSFS: Multiplexed Transmit Side System Frame Pulse for Link 1 ~ 8
In T1/J1 Transmit Multiplexed mode, MTSFS inputs the pulse to indicate each F-bit or the first F-bit of every SF/
ESF/T1 DM/SLC-96 multi-frame of one link on the multiplexed data bus.
In E1 Transmit Multiplexed mode, MTSFS inputs the pulse to indicate each Basic frame, CRC Multi-frame and/or
Signaling Multi-frame of one link on the multiplexed data bus.
MTSFS is sampled on the active edge of MTSCK. The active polarity of MTSFS is selected by the FSINV bit (b1, T1/
J1-042H,... / b1, E1-042H,...).
TSFS[1:8]/MTSFS are Schmitt-triggered inputs/outputs with pull-up resistors.
6
OCTAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
Description
March 22, 2004