IDT82P2282 Integrated Device Technology, Inc., IDT82P2282 Datasheet - Page 6

no-image

IDT82P2282

Manufacturer Part Number
IDT82P2282
Description
2 Channel T1/J1/E1 Transceiver
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2282PF
Manufacturer:
IDT
Quantity:
355
Part Number:
IDT82P2282PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG
Manufacturer:
HITACHI
Quantity:
1 452
Part Number:
IDT82P2282PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT82P2282
4 OPERATION .................................................................................................................................................................... 95
5 PROGRAMMING INFORMATION ................................................................................................................................... 99
6 IEEE STD 1149.1 JTAG TEST ACCESS PORT ........................................................................................................... 346
7 PHYSICAL AND ELECTRICAL SPECIFICATIONS ..................................................................................................... 354
Table of Contents
3.28 INTERRUPT SUMMARY .............................................................................................................................................................................. 94
4.1 POWER-ON SEQUENCE ............................................................................................................................................................................. 95
4.2 RESET .......................................................................................................................................................................................................... 95
4.3 RECEIVE / TRANSMIT PATH POWER DOWN ........................................................................................................................................... 95
4.4 MICROPROCESSOR INTERFACE ............................................................................................................................................................. 96
4.5 INDIRECT REGISTER ACCESS SCHEME ................................................................................................................................................. 98
5.1 REGISTER MAP ........................................................................................................................................................................................... 99
5.2 REGISTER DESCRIPTION ........................................................................................................................................................................ 112
6.1 JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR) .................................................................................................................. 347
6.2 JTAG DATA REGISTER ............................................................................................................................................................................ 348
6.3 TEST ACCESS PORT CONTROLLER ...................................................................................................................................................... 350
7.1 ABSOLUTE MAXIMUM RATINGS ............................................................................................................................................................ 354
7.2 RECOMMENDED OPERATING CONDITIONS ......................................................................................................................................... 354
7.3 D.C. CHARACTERISTICS ......................................................................................................................................................................... 355
7.4 DIGITAL I/O TIMING CHARACTERISTICS ............................................................................................................................................... 356
7.5 CLOCK FREQUENCY REQUIREMENT .................................................................................................................................................... 357
7.6 T1/J1 LINE RECEIVER ELECTRICAL CHARACTERISTICS ................................................................................................................... 358
7.7 E1 LINE RECEIVER ELECTRICAL CHARACTERISTICS ........................................................................................................................ 359
7.8 T1/J1 LINE TRANSMITTER ELECTRICAL CHARACTERISTICS ............................................................................................................ 360
7.9 E1 LINE TRANSMITTER ELECTRICAL CHARACTERISTICS ................................................................................................................ 361
7.10 JITTER TOLERANCE ................................................................................................................................................................................ 362
7.11 JITTER TRANSFER ................................................................................................................................................................................... 364
3.27.3 G.772 Non-Intrusive Monitoring .................................................................................................................................................... 91
4.4.1
4.4.2
4.5.1
4.5.2
5.1.1
5.1.2
5.2.1
5.2.2
6.2.1
6.2.2
6.2.3
7.4.1
7.4.2
7.10.1 T1/J1 Mode .................................................................................................................................................................................... 362
7.10.2 E1 Mode ........................................................................................................................................................................................ 363
7.11.1 T1/J1 Mode .................................................................................................................................................................................... 364
7.11.2 E1 Mode ........................................................................................................................................................................................ 365
3.27.2.6 Analog Loopback .............................................................................................................................................................. 91
SPI Mode ......................................................................................................................................................................................... 96
Parallel Microprocessor Interface ................................................................................................................................................ 97
Indirect Register Read Access ..................................................................................................................................................... 98
Indirect Register Write Access ..................................................................................................................................................... 98
T1/J1 Mode ...................................................................................................................................................................................... 99
5.1.1.1
5.1.1.2
E1 Mode ........................................................................................................................................................................................ 105
5.1.2.1
5.1.2.2
T1/J1 Mode .................................................................................................................................................................................... 113
5.2.1.1
5.2.1.2
E1 Mode ........................................................................................................................................................................................ 228
5.2.2.1
5.2.2.2
Device Identification Register (IDR) ........................................................................................................................................... 348
Bypass Register (BYP) ................................................................................................................................................................ 348
Boundary Scan Register (BSR) ................................................................................................................................................... 348
In Non-Multiplexed Mode ............................................................................................................................................................. 356
In Multiplexed Mode ..................................................................................................................................................................... 357
Direct Register .................................................................................................................................................................. 99
Indirect Register ............................................................................................................................................................. 104
Direct Register ................................................................................................................................................................ 105
Indirect Register ............................................................................................................................................................. 110
Direct Register ................................................................................................................................................................ 113
Indirect Register ............................................................................................................................................................. 215
Direct Register ................................................................................................................................................................ 228
Indirect Register ............................................................................................................................................................. 331
iv
DUAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
October 7, 2003

Related parts for IDT82P2282