ST72325R6-AUTO STMicroelectronics, ST72325R6-AUTO Datasheet - Page 191

no-image

ST72325R6-AUTO

Manufacturer Part Number
ST72325R6-AUTO
Description
8-bit Mcu For Automotive With 16 To 60 Kbyte Flash, Adc, Css, 5 Timers, Spi, Sci, I2c Interface
Manufacturer
STMicroelectronics
Datasheet
ST72325xxx-Auto
18.2.1
Table 102. Instruction groups (continued)
Using a prebyte
The instructions are described with one to four opcodes.
In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three
different prebyte opcodes are defined. These prebytes modify the meaning of the instruction
they precede.
The whole instruction becomes:
These prebytes enable instruction in Y as well as indirect addressing modes to be
implemented. They precede the opcode of the instruction in X or the instruction using direct
addressing mode. The prebytes are:
Logical operations
Bit Operation
Conditional Bit Test and Branch
Arithmetic operations
Shift and Rotates
Unconditional Jump or Call
Conditional Branch
Interruption management
Condition Code Flag modification
PC - 2
PC - 1
PC
PC + 1
PDY 90
PIX 92
PIY 91
Group
End of previous instruction
Prebyte
Opcode
Additional word (0 to 2) according to the number of bytes required to
compute the effective address
Replace an X based instruction using immediate, direct, indexed, or
inherent addressing mode by a Y one.
Replace an instruction using direct, direct bit, or direct relative
addressing mode to an instruction using the corresponding indirect
addressing mode.
It also changes an instruction using X indexed addressing mode to an
instruction using indirect X indexed addressing mode.
Replace an instruction using X indirect indexed addressing mode by a Y
one.
BSET
TRAP
BTJT
JRxx
AND
ADC
JRA
SLL
SIM
BRES
BTJF
ADD
SRL
JRT
WFI
RIM
OR
HALT
XOR
SRA
SUB
SCF
JRF
Instructions
IRET
SBC
RLC
RCF
CPL
JP
CALL
NEG
RRC
MUL
CALLR
SWAP
Instruction set
NOP RET
SLA
191/250

Related parts for ST72325R6-AUTO