A43L2616-PH Series AMIC Technology, Corp., A43L2616-PH Series Datasheet - Page 18

no-image

A43L2616-PH Series

Manufacturer Part Number
A43L2616-PH Series
Description
1M x 16 Bit x 4 Banks Synchronous DRAM
Manufacturer
AMIC Technology, Corp.
Datasheet
5. Write Interrupted by Precharge & DQM
Note : 1. To inhibit invalid write, DQM should be issued.
6. Precharge
7. Auto Precharge
(May, 2002, Version 0.0)
* Note : 1. The row active command of the precharge bank can be issued after t
2. This precharge command and burst write command should be of the same bank, otherwise it is not precharge
interrupt but only another bank precharge of dual banks operation.
CMD
DQM
DQ
CLK
DQ(CL2)
DQ(CL3)
DQ(CL2)
DQ(CL3)
1) Normal Write (BL=4)
1) Normal Write (BL=4)
2) Read (BL=4)
2) Read (BL=4)
The new read/write command of other active bank can be issued from this point.
At burst read/write with auto precharge,
CMD
CMD
CMD
CMD
CLK
CLK
DQ
DQ
CLK
CLK
WR
D0
WR
WR
D0
D0
RD
RD
D1
Masked by DQM
D1
D1
D2
D2
D2
Q0
Q0
D3
Note 1
PRE
D3
D3
Q0
Q0
Q1
Q1
Auto Precharge Starts
Note 2
t
Auto Precharge Starts
PRE
Q1
Q1
RDL
Q2
Q2
CAS
PRE
Q2
Q2
Q3
Q3
Note 1
interrupt of the same/another bank is illegal.
18
Note 1
Q3
Q3
RP
from this point.
A43L2616-PH Series
AMIC Technology, Inc.

Related parts for A43L2616-PH Series