A43L2616-PH Series AMIC Technology, Corp., A43L2616-PH Series Datasheet
A43L2616-PH Series
Related parts for A43L2616-PH Series
A43L2616-PH Series Summary of contents
Page 1
... A43L2616V- A43L2616-PH Series 143MHz @ CL=3 high performance memory 29 AMIC Technology, Inc. system 28 ...
Page 2
... LRAS LCBR CLK (May, 2002, Version 0.0) Data Input Register Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 A43L2616-PH Series DQM LWCBR DQM WE AMIC Technology, Inc. LWE DQM DQi ...
Page 3
... Enables write operation and Row precharge. Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L2616-PH Series AMIC Technology, Inc. ...
Page 4
... RAS CI2 CLK, CKE, , DQM CI/O DQ0 to DQ15 A Symbol Min Typ 3.0 3.3 V 2 5ns). VDD 4 A43L2616-PH Series Min Typ 2.5 CAS 2 0ºC to +70ºC ) Max Unit 3.6 V VDD See Figure 1 AMIC Technology, Inc. Max Unit 3 ...
Page 5
... CS V (min Input signals are changed one time during 30ns I = 0mA, Page Burst OL All bank Activated (min) CCD CCD t t (min CKE 0.2V 5 A43L2616-PH Series Value Unit 0.1 + 0.01 0.1 + 0.01 Speed Unit - 15ns 15ns 30 mA 100 ...
Page 6
... Value 1.4V tr/tf = 1ns/1ns 1.4V See Fig.2 3.3V V (DC) = 2.4V -2mA OH OH 1200 V (DC) = 0.4V 2mA OL OL 50pF CAS Latency Min 2 A43L2616-PH Series = 2.4V/0. =50 OUTPUT O (Fig Output Load Circuit -6 -7 Max Min Max 1000 7 1000 5 - 5 2.5 - AMIC Technology, Inc. =1. 50pF Unit Note ...
Page 7
... If tr & longer than 1ns, transient time compensation should be considered, i.e., (tr + tf)/2-1 ns should be added to the parameter. (May, 2002, Version 0.0) -6 CAS Latency Min Max 5.5 *All AC parameters are measured from half to half. 7 A43L2616-PH Series -7 Unit Note Min Max 2 ...
Page 8
... Col. Address to col. Address delay CCD(min) Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. (May, 2002, Version 0.0) A43L2616-PH Series Version CAS Latency - ...
Page 9
... Exit Exit Valid Don’t Care Logic High Logic Low) 9 A43L2616-PH Series WE DQM BS0 A10 A9~A0, BS1 /AP A11 CODE Row Addr. L ...
Page 10
... Latency Reserved Reserved Reserved Reserved Reserved 10 A43L2616-PH Series CAS Latency BT Burst Length Type BT=0 Sequential Interleave Reserved Reserved 1 ...
Page 11
... A43L2616-PH Series Interleave Interleave ...
Page 12
... And the write burst length is programmed using A9. A7~A8, A11, BS0 and BS1 must be set to low for normal SDRAM operation. Refer to table for specific codes for various burst length, addressing modes and CAS latencies. 12 A43L2616-PH Series CAS and (The SDRAM should be in active mode with WE CAS ...
Page 13
... At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power Down, Auto refresh, Self refresh and Mode register Set etc, is possible only when both banks are in idle state. 13 A43L2616-PH Series CS , CAS ” after the last data input to be written into the RDL ...
Page 14
... If the system uses burst with high on CKE CAS auto refresh during normal operation recommended to used burst 4096 auto refresh cycles immediately after exiting self refresh. 14 A43L2616-PH Series (min)”. The minimum number RAS , , ...
Page 15
... DQM makes data out Hi-Z after 2 clocks which should masked by CKE “L”. 2. DQM masks both data-in and data-out. (May, 2002, Version 0.0) 2) Clock Suspended During Read (BL= Read Mask (BL= Hi-Z Hi Hi-Z Hi A43L2616-PH Series Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = 2 Hi-Z ...
Page 16
... Last data in to new column address delay. (= 1CLK). CDL (May, 2002, Version 0.0) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write. 16 A43L2616-PH Series 3) Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t ...
Page 17
... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. (May, 2002, Version Note Hi Hi Note 2 17 A43L2616-PH Series AMIC Technology, Inc. ...
Page 18
... Version 0.0) Note 2 PRE Note 1 D3 PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts CAS interrupt of the same/another bank is illegal. 18 A43L2616-PH Series from this point. RP AMIC Technology, Inc. ...
Page 19
... Version 0.0) 2) Write Burst Stop (BL=8) CLK CMD PRE DQM Note 1 RDL 4) Read Burst Stop (BL=4) CLK CMD Note DQ(CL2 DQ(CL3) MRS ACT t 2CLK RP 19 A43L2616-PH Series WR STOP Note 2 BDL RD STOP AMIC Technology, Inc. ...
Page 20
... Before/After self refresh mode, burst auto refresh cycle (4K cycles ) is recommended. (May, 2002, Version 0.0) 2) Power Down (=Precharge Power Down) Exit t SS Internal A43L2616-PH Series CLK CKE t SS Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Inc. ...
Page 21
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 21 A43L2616-PH Series CAS interrupt can not be issued. AMIC Technology, Inc. ...
Page 22
... BS0, BS1 A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) (May, 2002, Version 0. Auto Refresh 22 A43L2616-PH Series KEY Mode Regiser Set AMIC Technology, Inc Row Active (A-Bank) : Don't care ...
Page 23
... SH *Note 2,3 *Note 2 *Note 3 *Note SLZ SHZ Read Write 23 A43L2616-PH Series *Note 4 *Note *Note Row Active Precharge AMIC Technology, Inc Don't care ...
Page 24
... Enable auto precharge, precharge bank B at end of burst Enable auto precharge, precharge bank C at end of burst Enable auto precharge, precharge bank D at end of burst. BS1 BS0 Precharge 0 0 Bank Bank Bank Bank All Banks 24 A43L2616-PH Series Operation AMIC Technology, Inc. ...
Page 25
... SHZ t OH Qa0 Qa1 Qa2 Qa3 *Note SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD 25 A43L2616-PH Series Cb0 Rb Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write ...
Page 26
... High Cb *Note 2 *Note1 Qb2 Qa0 Qa1 Qb0 Qb1 Qa0 Qa1 Qb0 Qb1 Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 26 A43L2616-PH Series *Note RDL t CDL *Note3 Dc0 Dc1 Dd0 Dd1 Dc0 Dc1 Dd0 Dd1 ...
Page 27
... Precharge Precharge Row Active (A-Bank) (B-Bank) (C-Bank) WE RAS CAS , and are high at the clock high going edge. 27 A43L2616-PH Series *Note 2 CDd QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 Read Precharge (D-Bank) ...
Page 28
... CBb RCc RDd RCc RDd DAa3 DBb0 DBb1 DBb2 DBb3 DCc0 DCc1 t CDL Write Row Active (B-Bank) (D-Bank) Row Active (C-Bank) (C-Bank) 28 A43L2616-PH Series CCc CDd DDd0 DDd1 CDd2 t RDL *Note 1 Precharge Write (All Banks) (D-Bank) Write : Don't care AMIC Technology, Inc ...
Page 29
... High RDb RDb QAa0 QAa1 QAa2 QAa3 QAa0 QAa1 QAa2 QAa3 Precharge (A-Bank) Row Active (D-Bank) 29 A43L2616-PH Series CDb RBc CBc RBC t CDL *Note 1 DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write Read (D-Bank) ...
Page 30
... QAa2 QAa3 QAa0 QAa1 QAa2 QAa3 Auto Precharge Read with Start Point (A-Bank/CL=3) (A-Bank) Auto Precharge Start Point (A-Bank/CL=2) 30 A43L2616-PH Series CBb DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write with Auto Precharge (D-Bank) AMIC Technology, Inc. ...
Page 31
... Row Active Read Suspension * Note : DQM needed to prevent bus contention. (May, 2002, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Clock Read 31 A43L2616-PH Series Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write DQM Read DQM Clock Write Suspension AMIC Technology, Inc ...
Page 32
... CAb 1 QAa1 QAa2 QAa3 QAa4 QAa0 2 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank) 32 A43L2616-PH Series QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 Precharge (A-Bank) : Don't care RAS interrupt. AMIC Technology, Inc. ...
Page 33
... Burst stop is valid at every burst length. (May, 2002, Version 0. High CAb t BDL DAa1 DAa2 DAa3 DAa4 DAb0 Write Burst Stop (A-Bank) (=2CLK). RDL 33 A43L2616-PH Series RDL * Note 2 DAb1 DAb2 DAb3 DAb4 DAb5 Precharge (A-Bank) AMIC Technology, Inc Don't care ...
Page 34
... Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command A43L2616-PH Series SHZ Qa0 Qa1 Qa2 Read Precharge : Don't care AMIC Technology, Inc ...
Page 35
... If the system uses burst refresh. (May, 2002, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit 35 A43L2616-PH Series min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Inc ...
Page 36
... Please refer to Mode Register Set table. (May, 2002, Version 0.0) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation. 36 A43L2616-PH Series High t RC Hi-Z New Command AMIC Technology, Inc. ...
Page 37
... NOP(Continue Burst to End Precharge NOP(Continue Burst to End Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 37 A43L2616-PH Series Action Row Active) Row Active) Row Active Row Active AMIC Technology, Inc. Note ...
Page 38
... ILLEGAL NOP Idle after 2 clocks NOP Idle after 2 clocks ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 38 A43L2616-PH Series Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Inc. Note ...
Page 39
... Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 39 A43L2616-PH Series Action Note RC RC (min) has to be elapse after CKE’s low RC AMIC Technology, Inc ...
Page 40
... Ordering Information Part No. Cycle Time (ns) A43L2616V-6PH A43L2616V-7PH (May, 2002, Version 0.0) Clock Frequency (MHz) 6 166 @ 143 @ A43L2616-PH Series Access Time Package 5 TSOP (II) 5 TSOP (II) AMIC Technology, Inc. ...
Page 41
... BSC E 0.400 BSC 1 e 0.031 BSC L 0.016 0.020 0.024 0.40 L 0.031 REF 1 R 0.005 - - 0. 0.005 - 0.010 0.12 2 0° - 8° 41 A43L2616-PH Series unit: inches/mm Detail "A" R1 0.21 REF Detail "A" Dimensions in mm Nom Max - - 1.20 - 0.15 1.00 1.05 - 0.45 - 0.21 22.22 BSC 0.71 REF 11.76 BSC 10.16 BSC 0.80 BSC 0.50 ...